|
| 1 | +2025-09-09 Andrew Stubbs <ams@baylibre.com> |
| 2 | + |
| 3 | + * config/gcn/gcn-devices.def: Correct the Max ISA VGPRs counts for |
| 4 | + GFX10 and GFX11 devices. |
| 5 | + * config/gcn/gcn.cc (gcn_hsa_declare_function_name): Remove the wave64 |
| 6 | + VGPR count fudge. |
| 7 | + |
| 8 | +2025-09-09 Andrew Stubbs <ams@baylibre.com> |
| 9 | + |
| 10 | + * config/gcn/gcn.cc (gcn_expand_builtin_1): Enable the "mode" parameter |
| 11 | + and ensure that "target" is a register for most of the builtins. |
| 12 | + |
| 13 | +2025-09-09 David Faust <david.faust@oracle.com> |
| 14 | + |
| 15 | + PR debug/121411 |
| 16 | + * dwarf2ctf.cc (ctf_get_AT_data_member_location) Use AT_unsigned |
| 17 | + when fetching AT_bit_offset and AT_data_member_location. Simplify. |
| 18 | + (ctf_die_bitsize): Return unsigned HOST_WIDE_INT instead of |
| 19 | + uint32_t. |
| 20 | + (gen_ctf_base_type, gen_ctf_sou_type, gen_ctf_enumeration_type): |
| 21 | + Adapt accordingly. |
| 22 | + |
| 23 | +2025-09-09 Paul-Antoine Arras <parras@baylibre.com> |
| 24 | + |
| 25 | + * config/riscv/autovec-opt.md (*vfwsub_vf_<mode>): New pattern to |
| 26 | + combine float_extend + vec_duplicate + vfwsub.vv into vfwsub.vf. |
| 27 | + |
| 28 | +2025-09-09 Jakub Jelinek <jakub@redhat.com> |
| 29 | + |
| 30 | + PR c++/121678 |
| 31 | + * tree.cc (staticp): Handle REALPART_EXPR and IMAGPART_EXPR. |
| 32 | + |
| 33 | +2025-09-09 Jonathan Wakely <jwakely@redhat.com> |
| 34 | + |
| 35 | + * doc/invoke.texi (Warning Options): Note that an option |
| 36 | + enabled by -Wextra is for C and ObjC only. |
| 37 | + |
| 38 | +2025-09-09 Paul-Antoine Arras <parras@baylibre.com> |
| 39 | + |
| 40 | + * config/riscv/autovec-opt.md (*vfwadd_wf_<mode>): New pattern to |
| 41 | + combine float_extend + vec_duplicate + vfadd.vv into vfwadd.wf. |
| 42 | + * config/riscv/vector.md |
| 43 | + (@pred_single_widen_<plus_minus:optab><mode>_scalar): Swap and reorder |
| 44 | + operands to match the RTL emitted by expand. |
| 45 | + |
| 46 | +2025-09-09 Kyrylo Tkachov <ktkachov@nvidia.com> |
| 47 | + |
| 48 | + Revert: |
| 49 | + 2025-07-11 Kyrylo Tkachov <ktkachov@nvidia.com> |
| 50 | + |
| 51 | + * config/aarch64/aarch64-simd.md (*bcaxqdi4): New |
| 52 | + define_insn_and_split. |
| 53 | + |
| 54 | +2025-09-09 Tamar Christina <tamar.christina@arm.com> |
| 55 | + |
| 56 | + Revert: |
| 57 | + 2025-09-08 Richard Biener <rguenther@suse.de> |
| 58 | + |
| 59 | + PR tree-optimization/121829 |
| 60 | + * tree-vect-loop-manip.cc (vect_remove_forwarder): New |
| 61 | + function. |
| 62 | + (slpeel_tree_duplicate_loop_to_edge_cfg): Use it. |
| 63 | + |
| 64 | +2025-09-09 H.J. Lu <hjl.tools@gmail.com> |
| 65 | + |
| 66 | + PR target/121861 |
| 67 | + * config/i386/i386.cc (ix86_optab_supported_p): Drop |
| 68 | + !flag_trapping_math check for floor_optab, ceil_optab and |
| 69 | + btrunc_optab. |
| 70 | + |
| 71 | +2025-09-09 liuhongt <hongtao.liu@intel.com> |
| 72 | + |
| 73 | + * config/i386/i386-expand.cc (expand_vec_perm_vpermil): Extend |
| 74 | + to handle V8SImode. |
| 75 | + * config/i386/i386.cc (avx_vpermilp_parallel): Extend to |
| 76 | + handle vector integer modes with same vector size and same |
| 77 | + component size. |
| 78 | + * config/i386/sse.md |
| 79 | + (<sse2_avx_avx512f>_vpermilp<mode><mask_name>): Ditto. |
| 80 | + (V48_AVX): New mode iterator. |
| 81 | + (ssefltmodesuffix): Extend for V16SI/V8DI/V16SF/V8DF. |
| 82 | + |
| 83 | +2025-09-09 liuhongt <hongtao.liu@intel.com> |
| 84 | + |
| 85 | + * config/i386/i386.cc (ix86_vector_costs::add_stmt_cost): |
| 86 | + Check permutation index for vec_perm, don't count it if we |
| 87 | + know it's not a cross-lane permutation. |
| 88 | + |
1 | 89 | 2025-09-08 Richard Biener <rguenther@suse.de>
|
2 | 90 |
|
3 | 91 | PR tree-optimization/107997
|
|
0 commit comments