Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added syntax highlighting keywords for Verilog-2001 "generate" statement and localparams. Added syntax highlighting for BSDL files as VHDL. #1852

Open
wants to merge 4 commits into
base: master
Choose a base branch
from

Conversation

azonenberg
Copy link

No description provided.

@seanboree
Copy link

Built from scratch, tested syntax highlighting which works well. Attached a snapshot displaying syntax highlighting in a generate block.

example

@elextr
Copy link
Member

elextr commented May 2, 2018

@seanboree did you check all the words added are valid and correct?

@azonenberg its traditional to keep the word list sorted so it is easy to check for omissions

@seanboree
Copy link

@elextr Yes.

@azonenberg
Copy link
Author

@elextr The existing list wasn't sorted so I didn't know. Fixed.

@azonenberg azonenberg changed the title Added syntax highlighting keywords for Verilog-2001 "generate" statement and localparams Added syntax highlighting keywords for Verilog-2001 "generate" statement and localparams. Added syntax highlighting for BSDL files as VHDL. Jul 16, 2018
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants