Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Added syntax highlighting keywords for Verilog-2001 "generate" statement and localparams. Added syntax highlighting for BSDL files as VHDL. #1852

Open
wants to merge 4 commits into
base: master
Choose a base branch
from

Added support for syntax-highlighting BSDL files as VHDL

5396354
Select commit
Failed to load commit list.
Open

Added syntax highlighting keywords for Verilog-2001 "generate" statement and localparams. Added syntax highlighting for BSDL files as VHDL. #1852

Added support for syntax-highlighting BSDL files as VHDL
5396354
Select commit
Failed to load commit list.

Workflow runs completed with no jobs