Skip to content
This repository has been archived by the owner on Feb 2, 2020. It is now read-only.

Commit

Permalink
Merge pull request #439 from ghi-electronics/#30_EnableError_OverlapHeap
Browse files Browse the repository at this point in the history
#30 enable error overlap heap
  • Loading branch information
John Brochue committed Sep 21, 2018
2 parents 786481a + c6a553f commit 96fffb2
Show file tree
Hide file tree
Showing 28 changed files with 76 additions and 76 deletions.
4 changes: 2 additions & 2 deletions Devices/BrainPadBP2/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000200 : ALIGN(0x08)
ER_RAM_RW 0x20000200 :
{
* (rwdata)
* (.data*)
Expand All @@ -67,7 +67,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20006d00 : ALIGN(0x08)
ER_HEAP_BEGIN : ALIGN(0x08)
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
2 changes: 1 addition & 1 deletion Devices/Cerb/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -42,7 +42,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000400 : ALIGN(0x08)
ER_RAM_RW 0x20000400 :
{
* (rwdata)
* (.data*)
Expand Down
10 changes: 5 additions & 5 deletions Devices/EMX/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,12 +41,12 @@ SECTIONS
*(VectorsTrampolines)
}>IRAM

ER_RAM_RO 0xA0030000 : ALIGN(0x8)
ER_RAM_RO 0xA0030000 :
{
* (SectionForCodeReadOnlyRAM)
}>SDRAM

ER_RAM_RW 0xA0040000 : ALIGN(0x8)
ER_RAM_RW 0xA0040000 :
{
* (rwdata)
* (.data*)
Expand Down Expand Up @@ -78,7 +78,7 @@ SECTIONS
* (SectionForHeapEnd)
}>SDRAM

ER_RLP_BEGIN 0xA0F00000 : ALIGN(0x8)
ER_RLP_BEGIN 0xA0F00000 :
{
* (SectionForRlpBegin)
}>SDRAM
Expand All @@ -88,12 +88,12 @@ SECTIONS
* (SectionForRlpEnd)
}>SDRAM

ER_STACK_BOTTOM 0x40001000 : ALIGN(0x8)
ER_STACK_BOTTOM 0x40001000 :
{
* (SectionForStackBottom)
}>IRAM

ER_STACK_TOP 0x40010000 - 0x8: ALIGN(0x8)
ER_STACK_TOP 0x40010000 - 0x8:
{
* (SectionForStackTop +LAST)
}>IRAM
Expand Down
4 changes: 2 additions & 2 deletions Devices/Electron11/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000200 : ALIGN(0x08)
ER_RAM_RW 0x20000200 :
{
* (rwdata)
* (.data*)
Expand All @@ -67,7 +67,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20006d00 : ALIGN(0x08)
ER_HEAP_BEGIN 0x20006d00:
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
10 changes: 5 additions & 5 deletions Devices/EmbeddedMaster/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,12 +41,12 @@ SECTIONS
*(VectorsTrampolines)
}>IRAM

ER_RAM_RO 0xA0030000 : ALIGN(0x8)
ER_RAM_RO 0xA0030000 :
{
* (SectionForCodeReadOnlyRAM)
}>SDRAM

ER_RAM_RW 0xA0040000 : ALIGN(0x8)
ER_RAM_RW 0xA0040000 :
{
* (rwdata)
* (.data*)
Expand Down Expand Up @@ -78,7 +78,7 @@ SECTIONS
* (SectionForHeapEnd)
}>SDRAM

ER_RLP_BEGIN 0xA0700000 : ALIGN(0x8)
ER_RLP_BEGIN 0xA0700000 :
{
* (SectionForRlpBegin)
}>IRAM
Expand All @@ -88,12 +88,12 @@ SECTIONS
* (SectionForRlpEnd)
}>IRAM

ER_STACK_BOTTOM 0x40001000 : ALIGN(0x8)
ER_STACK_BOTTOM 0x40001000 :
{
* (SectionForStackBottom)
}>IRAM

ER_STACK_TOP 0x40010000 - 0x8: ALIGN(0x8)
ER_STACK_TOP 0x40010000 - 0x8:
{
* (SectionForStackTop +LAST)
}>IRAM
Expand Down
4 changes: 2 additions & 2 deletions Devices/FEZCLR/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000200 : ALIGN(0x08)
ER_RAM_RW 0x20000200 :
{
* (rwdata)
* (.data*)
Expand All @@ -67,7 +67,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20006d00 : ALIGN(0x08)
ER_HEAP_BEGIN : ALIGN(0x08)
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
14 changes: 7 additions & 7 deletions Devices/FEZHydra/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -37,14 +37,14 @@ SECTIONS
LONG(0xE12FFF1E);
}>LR_FLASH

ER_RAM_RO 0x20100000 : ALIGN(0x8)
ER_RAM_RO 0x20100000 :
{
*(VectorsTrampolines)
*(SectionForCodeReadOnlyRAM)
*(SectionForBootstrapInRam)
}>ERAM AT>LR_FLASH

ER_RAM_RW 0x20101000: ALIGN(0x8)
ER_RAM_RW 0x20101000:
{
* (rwdata)
* (.data*)
Expand All @@ -65,17 +65,17 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20300000 : ALIGN(0x8)
ER_HEAP_BEGIN 0x20300000 :
{
* (SectionForHeapBegin)
}

ER_HEAP_END 0x20700000 - 0x8 : ALIGN(0x8)
ER_HEAP_END 0x20700000 - 0x8 :
{
* (SectionForHeapEnd)
}

ER_RLP_BEGIN 0x20700000 : ALIGN(0x8)
ER_RLP_BEGIN 0x20700000 :
{
* (SectionForRlpBegin)
}>IRAM
Expand All @@ -85,12 +85,12 @@ SECTIONS
* (SectionForRlpEnd)
}>IRAM

ER_STACK_BOTTOM 0x300030 : ALIGN(0x8)
ER_STACK_BOTTOM 0x300030 :
{
* (SectionForStackBottom)
}

ER_STACK_TOP 0x307FF0 : ALIGN(0x8)
ER_STACK_TOP 0x307FF0 :
{
* (SectionForStackTop +LAST)
}
Expand Down
6 changes: 3 additions & 3 deletions Devices/G120/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -42,7 +42,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0xA0020000 : ALIGN(0x8)
ER_RAM_RW 0xA0020000 :
{
* (rwdata)
* (.data*)
Expand All @@ -57,7 +57,7 @@ SECTIONS
* (COMMON)
}>ERAM

ER_RAM_RO 0x20000000 : ALIGN(0x8)
ER_RAM_RO 0x20000000 :
{
* (SectionForCodeReadOnlyRAM)
}>SRAM AT>LR_FLASH
Expand All @@ -77,7 +77,7 @@ SECTIONS
* (SectionForHeapEnd)
}>ERAM

ER_RLP_BEGIN 0xA0F00000 : ALIGN(0x8)
ER_RLP_BEGIN 0xA0F00000 :
{
* (SectionForRlpBegin)
}>IRAM
Expand Down
4 changes: 2 additions & 2 deletions Devices/G30/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000200 : ALIGN(0x08)
ER_RAM_RW 0x20000200 :
{
* (rwdata)
* (.data*)
Expand All @@ -67,7 +67,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20007170 : ALIGN(0x08)
ER_HEAP_BEGIN : ALIGN(0x08)
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
14 changes: 7 additions & 7 deletions Devices/G400/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -37,14 +37,14 @@ SECTIONS
LONG(0xE12FFF1E);
}>LR_FLASH

ER_RAM_RO 0x20500000 : ALIGN(0x8)
ER_RAM_RO 0x20500000 :
{
*(VectorsTrampolines)
*(SectionForCodeReadOnlyRAM)
*(SectionForBootstrapInRam)
}>ERAM AT>LR_FLASH

ER_RAM_RW 0x20600000: ALIGN(0x8)
ER_RAM_RW 0x20600000:
{
* (rwdata)
* (.data*)
Expand All @@ -65,17 +65,17 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x22700000 : ALIGN(0x8)
ER_HEAP_BEGIN 0x22700000 :
{
* (SectionForHeapBegin)
}

ER_HEAP_END 0x26700000 - 0x8 : ALIGN(0x8)
ER_HEAP_END 0x26700000 - 0x8 :
{
* (SectionForHeapEnd)
}

ER_RLP_BEGIN 0x26700000 : ALIGN(0x8)
ER_RLP_BEGIN 0x26700000 :
{
* (SectionForRlpBegin)
}>IRAM
Expand All @@ -85,12 +85,12 @@ SECTIONS
* (SectionForRlpEnd)
}>IRAM

ER_STACK_BOTTOM 0x300030 : ALIGN(0x8)
ER_STACK_BOTTOM 0x300030 :
{
* (SectionForStackBottom)
}

ER_STACK_TOP 0x307FF0 : ALIGN(0x8)
ER_STACK_TOP 0x307FF0 :
{
* (SectionForStackTop +LAST)
}
Expand Down
4 changes: 2 additions & 2 deletions Devices/G80/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -42,7 +42,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000400 : ALIGN(0x08)
ER_RAM_RW 0x20000400 :
{
* (rwdata)
* (.data*)
Expand All @@ -68,7 +68,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20009000 :
ER_HEAP_BEGIN : ALIGN(0x08)
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
4 changes: 2 additions & 2 deletions Devices/NUCLEO-F401RE/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000200 : ALIGN(0x08)
ER_RAM_RW 0x20000200 :
{
* (rwdata)
* (.data*)
Expand All @@ -67,7 +67,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20006d00 : ALIGN(0x08)
ER_HEAP_BEGIN 0x20006d00:
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
4 changes: 2 additions & 2 deletions Devices/NUCLEO-F411RE/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000200 : ALIGN(0x08)
ER_RAM_RW 0x20000200 :
{
* (rwdata)
* (.data*)
Expand All @@ -67,7 +67,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20006d00 : ALIGN(0x08)
ER_HEAP_BEGIN 0x20006d00:
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
4 changes: 2 additions & 2 deletions Devices/Quail/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -42,7 +42,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000400 : ALIGN(0x08)
ER_RAM_RW 0x20000400 :
{
* (rwdata)
* (.data*)
Expand All @@ -68,7 +68,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20009000 :
ER_HEAP_BEGIN 0x20009000:
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
4 changes: 2 additions & 2 deletions Devices/UC2550/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20000400 : ALIGN(0x08)
ER_RAM_RW 0x20000400 :
{
* (rwdata)
* (.data*)
Expand All @@ -67,7 +67,7 @@ SECTIONS
* (.ARM.extab*)
}

ER_HEAP_BEGIN 0x20009000 :
ER_HEAP_BEGIN : ALIGN(0x08)
{
* (SectionForHeapBegin)
}>IRAM
Expand Down
2 changes: 1 addition & 1 deletion Devices/UC5550/Scatterfile.gcc.ldf
Original file line number Diff line number Diff line change
Expand Up @@ -42,7 +42,7 @@ SECTIONS
* (VectorTable)
}>IRAM

ER_RAM_RW 0x20010000 : ALIGN(0x08)
ER_RAM_RW 0x20010000 :
{
* (rwdata)
* (.data*)
Expand Down
Loading

0 comments on commit 96fffb2

Please sign in to comment.