-
Notifications
You must be signed in to change notification settings - Fork 4.1k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Revise pattern to fix Coq/Verilog misclassification #4751
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Thanks for the improvement @0x00a1e9!
Could you add a sample file to demonstrate this? One that used to be incorrectly detected as Coq. Your own files might do the trick if you can (re)license them under a permissive license (e.g., MIT).
/cc @medvednikov who helped design these heuristic rules in #4564.
I added a sample Verilog file used to be misclassified as Coq under the MIT license. |
That Verilog sample files looks fairly different from those we already have (and as a result, the syntax highlighting doesn't work very well on that one). Any idea why that is? Is that a different dialect? In particular, the comments are different and they're the reason why the heuristic was failing. |
I only use comment syntax defined in IEEE Std 1364-2005. What did you mention to by "comments"? Seems there's only one comment part in the sample... |
That's the one I was referring to. I'd really like to have @0x00a1e9 or @S-YOU's eyes on this. |
This pull request has been automatically marked as stale because it has not had recent activity, and will be closed if no further activity occurs. If this pull request was overlooked, forgotten, or should remain open for any other reason, please reply here to call attention to it and remove the stale status. Thank you for your contributions. |
#4750
Revise some patterns for avoiding Coq/Verilog misdetection.
Description
https://github.com/github/linguist/blob/643c091e8d1e8c20401d1267ca558d304ebae8ca/lib/linguist/heuristics.yml#L462-L463
The first pattern for Coq could also match Verilog synthesis attribute; then I revised patters for Coq and Verilog.
Checklist: