Skip to content

Commit

Permalink
Merge pull request #591 from google/litex-bump-528
Browse files Browse the repository at this point in the history 
Litex bump for issue 582
  • Loading branch information
@tcal-x
tcal-x committed May 23, 2022
2 parents c990c3d + 6918cb5 commit d3976a9
Show file tree
Hide file tree
Showing 12 changed files with 12 additions and 12 deletions.
2 changes: 1 addition & 1 deletion third_party/python/amaranth
Submodule amaranth updated 10 files
+1 −1 .github/workflows/main.yaml
+1 −1 amaranth/_toolchain/cxx.py
+4 −7 amaranth/_toolchain/yosys.py
+55 −28 amaranth/build/plat.py
+5 −3 amaranth/build/run.py
+4 −2 amaranth/vendor/lattice_ecp5.py
+34 −1 amaranth/vendor/lattice_machxo_2_3l.py
+23 −1 docs/changes.rst
+2 −2 docs/install.rst
+3 −3 setup.py
2 changes: 1 addition & 1 deletion third_party/python/jinja
Submodule jinja updated 31 files
+0 −10 .github/dependabot.yml
+5 −11 .github/workflows/tests.yaml
+10 −5 .pre-commit-config.yaml
+37 −1 CHANGES.rst
+11 −8 docs/api.rst
+54 −134 docs/faq.rst
+19 −0 docs/integration.rst
+75 −58 docs/sandbox.rst
+78 −123 docs/switching.rst
+41 −21 docs/templates.rst
+3 −3 docs/tricks.rst
+1 −1 requirements/dev.in
+21 −96 requirements/dev.txt
+12 −14 requirements/docs.txt
+6 −5 requirements/tests.txt
+6 −5 requirements/typing.txt
+1 −1 src/jinja2/__init__.py
+10 −1 src/jinja2/async_utils.py
+48 −6 src/jinja2/bccache.py
+4 −4 src/jinja2/compiler.py
+14 −2 src/jinja2/environment.py
+79 −10 src/jinja2/filters.py
+15 −18 src/jinja2/lexer.py
+13 −4 src/jinja2/loaders.py
+13 −21 src/jinja2/parser.py
+2 −2 src/jinja2/visitor.py
+16 −0 tests/test_async.py
+20 −0 tests/test_async_filters.py
+30 −0 tests/test_filters.py
+9 −0 tests/test_loader.py
+6 −0 tests/test_pickle.py
2 changes: 1 addition & 1 deletion third_party/python/litedram
Submodule litedram updated 23 files
+9 −2 CONTRIBUTORS
+5 −5 bench/arty.py
+12 −6 bench/ddr3_mr_gen.py
+5 −5 bench/genesys2.py
+5 −5 bench/kc705.py
+5 −5 bench/kcu105.py
+5 −5 bench/xcu1525.py
+3 −0 litedram/common.py
+50 −27 litedram/dfii.py
+6 −3 litedram/frontend/adapter.py
+153 −7 litedram/frontend/axi.py
+7 −11 litedram/gen.py
+23 −2 litedram/init.py
+9 −0 litedram/modules.py
+8 −8 litedram/phy/ecp5ddrphy.py
+421 −0 litedram/phy/rpc/arty.py
+32 −19 litedram/phy/s7ddrphy.py
+1 −1 litedram/phy/usddrphy.py
+2 −1 test/reference/ddr3_init.h
+2 −1 test/reference/ddr4_init.h
+2 −1 test/reference/sdr_init.h
+30 −16 test/test_axi.py
+3 −3 test/test_init.py
2 changes: 1 addition & 1 deletion third_party/python/liteeth
Submodule liteeth updated 15 files
+7 −2 CONTRIBUTORS
+3 −3 bench/arty.py
+119 −0 bench/butterstick.py
+3 −3 bench/genesys2.py
+2 −2 bench/kcu105.py
+2 −2 bench/xcu1525.py
+62 −9 liteeth/core/__init__.py
+4 −4 liteeth/core/icmp.py
+17 −2 liteeth/core/udp.py
+4 −2 liteeth/frontend/etherbone.py
+1 −1 liteeth/packet.py
+9 −6 liteeth/phy/a7_1000basex.py
+6 −3 liteeth/phy/k7_1000basex.py
+6 −3 liteeth/phy/ku_1000basex.py
+6 −3 liteeth/phy/usp_1000basex.py
2 changes: 1 addition & 1 deletion third_party/python/litehyperbus
Submodule litehyperbus updated 2 files
+121 −92 litehyperbus/core/hyperbus.py
+15 −13 test/test_hyperbus.py
2 changes: 1 addition & 1 deletion third_party/python/liteiclink
Submodule liteiclink updated 11 files
+4 −2 CONTRIBUTORS
+2 −3 bench/serdes/kc705.py
+2 −3 bench/serdes/kcu105.py
+2 −2 bench/serdes/test_prbs.py
+3 −5 bench/serdes/versa_ecp5.py
+2 −4 bench/serdes/xcu1525.py
+3 −4 bench/serwb/nexys_video.py
+3 −3 bench/serwb/ulx3s.py
+795 −236 liteiclink/serdes/gth_ultrascale.py
+2 −2 liteiclink/serdes/gth_ultrascale_init.py
+14 −10 liteiclink/serdes/serdes_ecp5.py
2 changes: 1 addition & 1 deletion third_party/python/litepcie
Submodule litepcie updated 44 files
+6 −2 CONTRIBUTORS
+199 −0 bench/acorn.py
+9 −5 bench/fk33.py
+3 −2 bench/kc705.py
+5 −4 bench/kcu105.py
+80 −0 bench/test_ltssm_tracer.py
+5 −4 bench/xcu1525.py
+5 −5 examples/ac701.yml
+44 −0 examples/acorn.yml
+5 −5 examples/kcu105.yml
+29 −19 litepcie/common.py
+4 −4 litepcie/core/common.py
+14 −10 litepcie/core/crossbar.py
+12 −7 litepcie/core/endpoint.py
+1 −1 litepcie/core/msi.py
+63 −54 litepcie/frontend/dma.py
+35 −21 litepcie/gen.py
+62 −6 litepcie/phy/common.py
+14 −6 litepcie/phy/s7pciephy.py
+62 −17 litepcie/phy/uspciephy.py
+62 −15 litepcie/phy/usppciephy.py
+2 −2 litepcie/phy/xilinx_usp_gen2_x4/pcie_usp_support.v
+2 −2 litepcie/phy/xilinx_usp_gen3_x16/pcie_usp_support.v
+2 −2 litepcie/phy/xilinx_usp_gen3_x4/pcie_usp_support.v
+2 −2 litepcie/phy/xilinx_usp_gen3_x8/pcie_usp_support.v
+2 −2 litepcie/phy/xilinx_usp_hbm_gen2_x4/pcie_usp_support.v
+2 −2 litepcie/phy/xilinx_usp_hbm_gen3_x4/pcie_usp_support.v
+41 −19 litepcie/software/kernel/config.h
+23 −7 litepcie/software/kernel/main.c
+1 −5 litepcie/software/user/Makefile
+0 −68 litepcie/software/user/litepcie_dma_minimal_example.c
+66 −37 litepcie/software/user/litepcie_test.c
+152 −116 litepcie/software/user/litepcie_util.c
+1 −2 litepcie/tlp/common.py
+3 −3 litepcie/tlp/controller.py
+15 −10 litepcie/tlp/depacketizer.py
+136 −31 litepcie/tlp/packetizer.py
+32 −21 test/model/chipset.py
+11 −7 test/model/host.py
+1 −1 test/model/phy.py
+29 −5 test/model/tlp.py
+21 −11 test/test_dma.py
+6 −6 test/test_examples.py
+1 −1 test/test_wishbone.py
2 changes: 1 addition & 1 deletion third_party/python/litespi
Submodule litespi updated 3 files
+3 −1 CONTRIBUTORS
+0 −2 litespi/core/mmap.py
+1 −0 litespi/modules/generated_modules.py
2 changes: 1 addition & 1 deletion third_party/python/litex
Submodule litex updated 145 files
2 changes: 1 addition & 1 deletion third_party/python/litex_boards
Submodule litex_boards updated 162 files
2 changes: 1 addition & 1 deletion third_party/python/migen
Submodule migen updated 1 files
+1 −1 migen/build/platforms/zc706.py
2 changes: 1 addition & 1 deletion third_party/python/pythondata_cpu_vexriscv
Submodule pythondata_cpu_vexriscv updated 33 files
+2 −1 .github/workflows/publish-to-pypi.yml
+14 −5 README.md
+6 −6 pythondata_cpu_vexriscv/__init__.py
+17 −7 pythondata_cpu_vexriscv/verilog/Makefile
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv.v
+38 −2 pythondata_cpu_vexriscv/verilog/VexRiscv_Debug.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_Debug.yaml
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v
+1,429 −1,435 pythondata_cpu_vexriscv/verilog/VexRiscv_FullCfu.v
+1,545 −1,516 pythondata_cpu_vexriscv/verilog/VexRiscv_FullCfuDebug.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_FullCfuDebug.yaml
+38 −2 pythondata_cpu_vexriscv/verilog/VexRiscv_FullDebug.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_FullDebug.yaml
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_IMAC.v
+38 −2 pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.yaml
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v
+38 −2 pythondata_cpu_vexriscv/verilog/VexRiscv_LinuxDebug.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_LinuxDebug.yaml
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_LinuxNoDspFmax.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_Lite.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_LiteDebug.v
+5,350 −0 pythondata_cpu_vexriscv/verilog/VexRiscv_LiteDebugHwBP.v
+5 −0 pythondata_cpu_vexriscv/verilog/VexRiscv_LiteDebugHwBP.yaml
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_MinDebug.v
+4,312 −0 pythondata_cpu_vexriscv/verilog/VexRiscv_MinDebugHwBP.v
+1 −0 pythondata_cpu_vexriscv/verilog/VexRiscv_MinDebugHwBP.yaml
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_Secure.v
+38 −2 pythondata_cpu_vexriscv/verilog/VexRiscv_SecureDebug.v
+1 −1 pythondata_cpu_vexriscv/verilog/VexRiscv_SecureDebug.yaml
+1 −1 pythondata_cpu_vexriscv/verilog/ext/VexRiscv
+6 −1 pythondata_cpu_vexriscv/verilog/src/main/scala/vexriscv/GenCoreDefault.scala

0 comments on commit d3976a9

Please sign in to comment.