New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add `systemverilog-plugin` from `chipsalliance/yosys-f4pga-plugins` #134

Open

Tracked by

mithro opened this issue Jan 10, 2023 · 0 comments

Open

Tracked by

Add `systemverilog-plugin` from `chipsalliance/yosys-f4pga-plugins` #134

mithro opened this issue Jan 10, 2023 · 0 comments

Labels

opentitan

Member

mithro commented Jan 10, 2023

https://github.com/chipsalliance/yosys-f4pga-plugins/tree/main/systemverilog-plugin

mithro mentioned this issue

Add/support SystemVerilog #16

Open

3 tasks

mithro added the opentitan label

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment