

*2M × 8 Bit CMOS Dynamic RAM with Extended Data Out***FEATURES**• **Performance range:**

	t _{TRAC}	t _{CAC}	t _{RC}	t _{WPC}
KM48V2104A/AL/ALL/ASL-6	60ns	15ns	110ns	24ns
KM48V2104A/AL/ALL/ASL-7	70ns	20ns	130ns	29ns
KM48V2104A/AL/ALL/ASL-8	80ns	20ns	150ns	34ns

- **Fast Page Mode with Extended data out**
- **Self Refresh operation (LL-ver. only)**
- **Byte Read/Write operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **LVTTTL compatible inputs and outputs**
- **Early write or output enable controlled write**
- **Single +3.3V ± 0.3V power supply**
- **2048 cycles/32ms refresh (Normal)**
- **2048 cycles/128ms refresh (Low power & Self Ref.)**
- **2048 cycles/256ms refresh (Super Low power)**
- **JEDEC standard pinout**
- **Available in plastic SOJ and TSOP(II)**


GENERAL DESCRIPTION

The Samsung KM48V2104A/AL/ALL/ASL is a high speed CMOS 2,097,152 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48V2104A/AL/ALL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.


CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V2104A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM


PIN CONFIGURATION (Top Views)

• KM48V2104 AJ/ALJ/ALLJ/ASLJ




J : 400MIL

• KM48V2104 AT/ALT/ALLT/ASLT



T : 400MIL(Forward)

• KM48V2104 ATR/ALTR/ALLTR/ASLTR



TR : 400MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1-8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
VDD	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5~ 4.6	V
Voltage on V _{DD} Supply Relative to Vss	V _{DD}	-0.5~ 4.6	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{DD}	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.0	—	V _{DD} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM48V2104A/AL/ALL/ASL-6 KM48V2104A/AL/ALL/ASL-7 KM48V2104A/AL/ALL/ASL-8	I _{CC1}	-	100 90 80	mA mA mA
Standby Current (RAS=CAS=W=V _{IH})	KM48V2104A KM48V2104AL KM48V2104ALL KM48V2104ASL	I _{CC2}	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=V _{IH} , RAS Cycling @trc=min.)	KM48V2104A/AL/ALL/ASL-6 KM48V2104A/AL/ALL/ASL-7 KM48V2104A/AL/ALL/ASL-8	I _{CC3}	-	100 90 80	mA mA mA
Hyper Page Mode Current* (RAS=V _{IL} , CAS, Address Cycling @trc=min.)	KM48V2104A/AL/ALL/ASL-6 KM48V2104A/AL/ALL/ASL-7 KM48V2104A/AL/ALL/ASL-8	I _{CC4}	-	100 90 80	mA mA mA
Standby Current (RAS=CAS=W=V _{DD} -0.2V)	KM48V2104A KM48V2104AL KM48V2104ALL KM48V2104ASL	I _{CC5}	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM48V2104A/AL/ALL/ASL-6 KM48V2104A/AL/ALL/ASL-7 KM48V2104A/AL/ALL/ASL-8	I _{CC6}	-	100 90 80	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V _{IH})=V _{DD} -0.2V, Input Low Voltage (V _{IL})=0.2V, CAS=CAS-Before-RAS Cycling or 0.2V, DQ1~DQ8=Don't Care, trc=62.5μs(L-Ver.) 125μs(SL-Ver.), tRAS=tRAS min.~300ns	KM48V2104AL KM48V2104ASL	I _{CC7}	-	400 300	μA μA
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=V _{DD} -0.2V or 0.2V DQ1~DQ8=V _{DD} -0.2V, 0.2V or Open	KM48V2104ALL	I _{CC8}	-	250	μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{DD}+0.3V$, all other pins not under test=0 volts.)	I_{IL}	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{DD}$)	I_{OL}	-10	10	μA
Output High Voltage Level ($I_{OH}=-2mA$)	V_{OH}	2.4	-	V
Output Low Voltage Level ($I_{OL}=2mA$)	V_{OL}	-	0.4	V

*NOTE: I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3} , Address can be changed maximum two times while $\overline{RAS}=V_{IL}$. In I_{CC4} , Address can be changed maximum once within one Hyper Page cycle.

CAPACITANCE ($T_A=25^\circ C$, $V_{DD}=3.3V$, $f=1MHz$)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A_0-A_{10})	C_{IN1}	-	5	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , W , \overline{OE})	C_{IN2}	-	7	pF
Output Capacitance (DQ_1-DQ_8)	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ C \leq T_A \leq 70^\circ C$, $V_{DD}=3.3V \pm 0.3V$, See notes 1,2)Test Condition : $V_{IH}/V_{IL}=2.0V/0.8V$, $V_{OH}/V_{OL}=2.0V/0.8V$, Output Loading $C_L=100pF$

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	110		130		150		ns	
Read-modify-write cycle time	t_{RWC}	155		185		205		ns	
Access time from \overline{RAS}	t_{RAC}		60		70		80	ns	3,4,11
Access time from \overline{CAS}	t_{CAC}		15		20		20	ns	3,4,5
Access time from column address	t_{AA}		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	t_{CLZ}	3		3		3		ns	3
\overline{OE} to output in Low-Z	t_{OLZ}	3		3		3		ns	3
Output buffer turn-off delay from \overline{CAS}	t_{OEZ}	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	t_r	2	50	2	50	2	50	ns	2
\overline{RAS} precharge time	t_{RP}	40		50		60		ns	
\overline{RAS} pulse width	t_{RAS}	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t_{RSH}	15		20		20		ns	
\overline{CAS} hold time	t_{CSH}	45		50		60		ns	
\overline{CAS} pulse width	t_{CAS}	10	10,000	15	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	20	45	20	50	20	60	ns	
\overline{RAS} to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	4
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	5		5		5		ns	11

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	45		55		60		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	6
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	9
Write command hold time	tWCH	10		15		15		ns	9
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	45		55		60		ns	
Write command pulse width	tWP	10		15		15		ns	6
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	10		15		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	45		55		60		ns	6
Refresh period (Normal)	tREF		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	55		65		70		ns	8
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	60		70		75		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C-B-R}}$ counter test cycle)	tCPT	20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		35		40		45	ns	3
Hyper Page cycle time	tHPC	24		29		34		ns	17
Hyper Page read-modify-write cycle time	tHPRWC	71		86		96		ns	17
$\overline{\text{CAS}}$ precharge time (Hyper Page cycle)	tCP	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Hyper Page cycle)	tRASP	60	200,000	70	200,000	80	200,000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Output buffer turn off delay time from \overline{OE}	toEZ	3	15	3	20	3	20	ns	7,14
\overline{OE} commend hold time	toEH	15		20		20		ns	
Write command set-up time (Test mode in)	twTS	10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		ns	
\overline{W} to \overline{RAS} precharge time (\overline{C} -B- \overline{R} refresh)	twRP	10		10		10		ns	
\overline{W} to \overline{RAS} hold time (\overline{C} -B- \overline{R} refresh)	twRH	10		10		10		ns	
Output data hold time	tDOH	5		5		5		ns	7,15
\overline{OE} to \overline{CAS} hold time	toCH	5		5		5		ns	
\overline{CAS} hold time to \overline{OE}	tCHO	5		5		5		ns	
\overline{OE} precharge time	toEP	5		5		5		ns	
\overline{W} pulse width (Hyper Page Cycle)	twPE	5		5		5		ns	
Output buffer turn off delay from \overline{RAS}	trEZ	3	15	3	20	3	20	ns	7,14
Output buffer turn off delay from \overline{W}	tWEZ	3	15	3	20	3	20	ns	7,14
\overline{W} to data delay	twED	15		20		20		ns	
\overline{RAS} pulse width (LL-ver)	trASS	100		100		100		μ s	16
\overline{RAS} precharge time (LL-ver)	trPS	110		130		150		ns	16
\overline{CAS} hold time (LL-ver)	tCHS	-50		-50		-50		ns	16

TEST MODE CYCLE

(Note.12)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trWC	160		190		210		ns	
Access time from \overline{RAS}	trAC		65		75		85	ns	3,4,11
Access time from \overline{CAS}	tcAC		20		25		25	ns	3,4,5
Access time from column address	tAA		35		40		45	ns	3,11
\overline{RAS} pulse width	trAS	65	10,000	75	10,000	85	10,000	ns	
\overline{CAS} pulse width	tcAS	15	10,000	20	10,000	25	10,000	ns	
\overline{RAS} hold time	trSH	20		25		25		ns	
\overline{CAS} hold time	tCSH	50		55		65		ns	
Column address to \overline{RAS} lead time	trAL	35		40		45		ns	
\overline{CAS} to \overline{W} delay time	tcWD	45		55		55		ns	8
\overline{RAS} to \overline{W} delay time	trWD	90		105		115		ns	8
Column address to \overline{W} delay time	tAWD	60		70		75		ns	8
Hyper Page cycle time	thPC	29		34		39		ns	
Hyper Page read-modify-write cycle time	thPRWC	76		91		101		ns	
\overline{RAS} pulse width (Hyper Page Cycle)	trASP	65	200,000	75	200,000	85	200,000	ns	

TEST MODE CYCLE (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{CAS}}$ precharge	tCPA		40		45		50	ns	3
$\overline{\text{OE}}$ access time	tOEA		20		25		25	ns	
$\overline{\text{OE}}$ to data delay	tOED	20		25		25		ns	
$\overline{\text{OE}}$ command hold time	tOEH	20		25		25		ns	


TEST MODE DESCRIPTION

The KM48V2104A/AL/ALL/ASL is the CMOS DRAM organized 2,097,152 words by 8 bit internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In Test Mode, the 2Mx8 DRAM can be tested as if it were a 1Mx8

DRAM. $\overline{\text{W}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", And " $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle" or " $\overline{\text{RAS}}$ Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, " $\overline{\text{W}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle" performs the refresh operation with internal CBR refresh address counter. "Test Mode" function reduces test time (1/2 in cases of N test pattern).


NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are assumed to be 5ns for all inputs, without tHPC and tHPWC.
3. Measured with a load equivalent to 1TTL loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
5. Assumes that tRCD \geq tRCD (max).
6. tAR, tWCR, tDHR are referenced to tRAD(max).
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs \geq twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd \geq tcwd(min), trwd \geq trwd(min) and tawd \geq tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either tRCH or tRRH must be satisfied for a read cycle.
10. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. tREZ(max), tOEZ(max), tWEZ(max) and tDEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
17. tASC \geq tCPmin, Assumn t τ =2.0ns




WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




WRITE CYCLE (OE CONTROLLED WRITE)

NOTE : DOUT = OPEN




 Don't Care



HYPER PAGE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = Open



6




HYPER PAGE READ AND WRITE MIXED CYCLE




RAS-ONLY REFRESH CYCLE


NOTE : \bar{W} , \bar{OE} , D_{IN} = Don't care
 D_{OUT} = Open




CAS-BEFORE-RAS REFRESH CYCLE

NOTE : \bar{W} , \bar{OE} , A = Don't Care




 Don't Care

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)

NOTE : D_{OUT} = OPEN


Don't Care

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't Care




 Don't Care

PACKAGE DIMENSION

28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

