2M x 8Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 2,097,152 x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+5.0V or +3.3V), refresh cycle (2K Ref. or 4K Ref.), access time (-5 or -6), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 2Mx8 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer and personal computer.

FEATURES

· Part Identification

- KM48C2004C/C-L (5V, 4K Ref.)
- KM48C2104C/C-L (5V, 2K Ref.)
- KM48V2004C/C-L (3.3V, 4K Ref.)
- KM48V2104C/C-L (3.3V, 2K Ref.)

· Active Power Dissipation

Unit: mW

Speed	3.3	3V	5V			
Орсси	4K	2K	4K	2K		
-5	324	396	495	605		
-6	288	360	440	550		

Refresh Cycles


Part	Vcc	Refresh	Refresh	period
NO.		cycle	Normal	L-ver
C2004C	5V	4K	4K 64ms	
V2004C	3.3V	711	041113	128ms
C2104C	5V	2K	32ms	1201113
V2104C	3.3V	210	521115	

· Performance Range

Speed	trac	tcac	trc	thpc	Remark	
-5	50ns	13ns	84ns	20ns	5V/3.3V	
-6	60ns	15ns	104ns	25ns	5V/3.3V	

- Extended Data Out Mode operation (Fast page mode with Extended Data Out)
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- · Fast parallel test mode capability
- TTL(5V)/LVTTL(3.3V) compatible inputs and outputs
- · Early Write or output enable controlled write
- · JEDEC Standard pinout
- · Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)

FUNCTIONAL BLOCK DIAGRAM




Note) *1 : 2K Refresh

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PIN CONFIGURATION (Top Views)



*A11 is N.C for KM48C/V2104C(5V/3.3V, 2K Ref. product)

K : 300mil 28 SOJ S : 300mil 28 TSOP II

Pin Name	Pin Function
A0 - A11	Address Inputs (4K Product)
A0 - A10	Address Inputs (2K Product)
DQ0 - 7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
VCC	Power(+3.3V)
N.C	No Connection (2K Ref. product)



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Units	
r al allietei	Symbol	3.3V	5V	Offics
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	Tstg	-55 to +150	-55 to +150	°C
Power Dissipation	PD	1	1	W
Short Circuit Output Current	los	50	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA= 0 to 70°C)

Parameter	Symbol		3.3V			5V		Units
	Symbol	Min	Тур	Max	Min	Тур	Max	Onits
Supply Voltage	Vcc	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	Vss	0	0	0	0	0	0	V
Input High Voltage	VIH	2.0	-	Vcc+0.3*1	2.4	-	Vcc+1.0*1	V
Input Low Voltage	VIL	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

^{*1:} Vcc+1.3V/15ns(3.3V), Vcc+2.0V/20ns(5V), Pulse width is measured at Vcc

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Max	Parameter	Symbol	Min	Max	Units
	Input Leakage Current (Any input 0≤VIN≤VIN+0.3V, all other input pins not under test=0 Volt)	lı(L)	-5	5	uA
3.3V	Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	lO(L)	-5	5	uA
	Output High Voltage Level(IoH=-2mA)	Voн	2.4	-	V
	Output Low Voltage Level(IoL=2mA)	Vol	-	0.4	V
	Input Leakage Current (Any input 0≤VIN≤VIN+0.5V, all other input pins not under test=0 Volt)	lı(L)	-5	5	uA
5V	Output Leakage Current (Data out is disabled, 0V≤Vo∪τ≤Vcc)	lo(L)	-5	5	uA
	Output High Voltage Level(IoH=-5mA)	Voн	2.4	-	V
	Output Low Voltage Level(IoL=4.2mA)	Vol	-	0.4	V



^{*2:-1.3}V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at Vss

DC AND OPERATING CHARACTERISTICS (Continued)

Cumbal	Dawer	Connect		Max						
Symbol	Power	Speed	KM48V2004C	KM48V2104C	KM48C2004C	KM48C2104C	Units			
Icc1	Don't care	-5 -6	90 80	110 100	90 80	110 100	mA mA mA			
ICC2	Normal L	Don't care	1 1	1 1	2 1	2 1	mA mA			
Icc3	Don't care	-5 -6	90 80	110 100	90 80	110 100	mA mA mA			
ICC4	Don't care	-5 -6	80 70	90 80	80 70	90 80	mA mA mA			
ICC5	Normal L	Don't care	0.5 200	0.5 200	1 250	1 250	mA uA			
Icc6	Don't care	-5 -6	90 80	110 100	90 80	110 100	mA mA mA			
ICC7	L	Don't care	250	250	300	300	uA			
Iccs	L	Don't care	200	200	250	250	uA			

Icc1*: Operating Current (RAS and CAS cycling @trc=min.)

ICC2: Standby Current (RAS=CAS=W=VIH)

Icc3*: RAS-only Refresh Current (CAS=VIH, RAS cycling @trc=min.)

 ${\sf ICC4^*: Hyper\ Page\ Mode\ Current\ (\overline{RAS}=VIL,\ \overline{CAS},\ Address\ cycling\ @thPc=min.)}$

Iccs: Standby Current (RAS=CAS=W=Vcc-0.2V)

Icce*: CAS-Before-RAS Refresh Current (RAS and CAS cycling @trc=min.)

Icc7: Battery back-up current, Average power supply current, Battery back-up mode
Input high voltage(VIH)=Vcc-0.2V, Input low voltage(VIL)=0.2V, CAS=0.2V,

DQ=Don't care, TRC=31.25us(4K/L-ver), 62.5us(2K/L-ver),

TRAS=TRASmin~300ns

Iccs: Self Refresh Current

 $\overline{RAS} = \overline{CAS} = VIL$, $\overline{W} = \overline{OE} = A0 \sim A11 = VCC - 0.2V$ or 0.2V,

DQ0 ~ DQ7=Vcc-0.2V, 0.2V or Open

*Note: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 and Icc6, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one Hyper page mode cycle time, tHPC.



CMOS DRAM

CAPACITANCE (TA=25°C, VCC=5V or 3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A11]	CIN1	-	5	pF
Input capacitance [RAS, CAS, W, OE]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ7]	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, See note 1,2)

Test condition (5V device) : Vcc= $5.0V\pm10\%$, Vih/Vil=2.4/0.8V, Voh/Vol=2.0/0.8V Test condition (3.3V device) : Vcc= $3.3V\pm0.3V$, Vih/Vil=2.0/0.8V, Voh/Vol=2.0/0.8V

Parameter	Symbol		-5	-	-6	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	84		104		ns	
Read-modify-write cycle time	trwc	116		140		ns	
Access time from RAS	trac		50		60	ns	3,4,10
Access time from CAS	tcac		13		15	ns	3,4,5
Access time from column address	taa		25		30	ns	3,10
CAS to output in Low-Z	tcLz	3		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	13	3	15	ns	6,14
OE to output in Low-Z	toLZ	3		3		ns	3
Transition time (rise and fall)	tτ	2	50	2	50	ns	2
RAS precharge time	trp	30		40		ns	
RAS pulse width	tras	50	10K	60	10K	ns	
RAS hold time	trsh	13		15		ns	
CAS hold time	tсsн	38		45		ns	
CAS pulse width	tcas	8	10K	10	10K	ns	
RAS to CAS delay time	trcd	20	37	20	45	ns	4
RAS to column address delay time	trad	15	25	15	30	ns	10
CAS to RAS precharge time	tcrp	5		5		ns	
Row address set-up time	tasr	0		0		ns	
Row address hold time	trah	10		10		ns	
Column address set-up time	tasc	0		0		ns	
Column address hold time	t CAH	8		10		ns	
Column address to RAS lead time	tral	25		30		ns	
Read command set-up time	trcs	0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trch	0		0		ns	8
Read command hold time referenced to RAS	trrh	0		0		ns	8
Write command hold time	twch	10		10		ns	
Write command pulse width	twp	10		10		ns	
Write command to RAS lead time	trwL	13		15		ns	
Write command to CAS lead time	tcwL	8		10		ns	



CMOS DRAM

AC CHARACTERISTICS (Continued)

Parameter	Symbol		-5		-6	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Units	
Data set-up time	tos	0		0		ns	9
Data hold time	tон	8		10		ns	9
Refresh period (2K, Normal)	tref		32		32	ms	
Refresh period (4K, Normal)	tref		64		64	ms	
Refresh period (L-ver)	tref		128		128	ms	
Write command set-up time	twcs	0		0		ns	7
CAS to W delay time	tcwp	30		34		ns	7
RAS to W delay time	trwd	67		79		ns	7
Column address to W delay time	tawd	42		49		ns	7
CAS precharge to W delay time	tcpwd	47		54		ns	
CAS set-up time (CAS -before-RAS refresh)	tcsr	5		5		ns	
CAS hold time (CAS -before-RAS refresh)	tchr	10		10		ns	
RAS to CAS precharge time	trpc	5		5		ns	
Access time from CAS precharge	t CPA		28		35	ns	3
Hyper Page cycle time	thpc	20		25		ns	13
Hyper Page read-modify-write cycle time	thprwc	47		56		ns	13
CAS precharge time (Hyper Page cycle)	tcp	8		10		ns	
RAS pulse width (Hyper Page cycle)	trasp	50	200K	60	200K	ns	
RAS hold time from CAS precharge	trhcp	30		35		ns	
OE access time	toea		13		15	ns	
OE to data delay	toed	13		15		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	13	3	15	ns	6
OE command hold time	toeh	13		15		ns	
Write command set-up time (Test mode in)	twrs	10		10		ns	11
Write command hold time (Test mode in)	twтн	10		10		ns	11
\overline{W} to \overline{RAS} precharge time(\overline{C} -B- \overline{R} refresh)	twrp	10		10		ns	
\overline{W} to \overline{RAS} hold time(\overline{C} -B- \overline{R} refresh)	twrh	10		10		ns	
Output data hold time	tоон	5		5		ns	
Output buffer turn off delay from RAS	tREZ	3	13	3	15	ns	6,14
Output buffer turn off delay from \overline{W}	twez	3	13	3	15	ns	6
$\overline{\mathbb{W}}$ to data delay	twed	15		15		ns	
OE to CAS hold time	tосн	5		5		ns	
CAS hold time to OE	tсно	5		5		ns	
OE precharge time	toep	5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		us	15,16,17
RAS precharge time (C-B-R self refresh)	trps	90		110		ns	15,16,17
CAS hold time (C-B-R self refresh)	tchs	-50		-50		ns	15,16,17



KM48C2004C, KM48C2104C KM48V2004C, KM48V2104C

CMOS DRAM

TEST MODE CYCLE

(Note 11)

Parameter	Symbol		-5		-6	Units	Note
Farameter	Symbol	Min	Max	Min	Max	Units	
Random read or write cycle time	trc	89		109		ns	
Read-modify-write cycle time	trwc	121		145		ns	
Access time from RAS	trac		55		65	ns	3,4,10,12
Access time from CAS	tcac		18		20	ns	3,4,5,12
Access time from column address	taa		30		35	ns	3,10,12
RAS pulse width	tras	55	10K	65	10K	ns	
CAS pulse width	tcas	13	10K	15	10K	ns	
RAS hold time	trsh	18		20		ns	
CAS hold time	tсsн	43		50		ns	
Column address to RAS lead time	tral	30		35		ns	
\overline{CAS} to \overline{W} delay time	tcwp	35		39		ns	7
RAS to W delay time	trwd	72		84		ns	7
Column address to \overline{W} delay time	tawd	47		54		ns	7
CAS precharge to W delay time	tcpwd	52		59		ns	
Hyper Page cycle time	thpc	25		30		ns	13
Hyper Page read-modify-write cycle time	thprwc	53		61		ns	13
RAS pulse width (Hyper Page cycle)	trasp	55	200K	65	200K	ns	
Access time from CAS precharge	t CPA		33		40	ns	3
OE access time	toea		18		20	ns	
OE to data delay	toed	18		20		ns	
OE command hold time	tоен	18		20		ns	


NOTES

- 1. An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 2ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only.

 If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD(max).
- 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 7. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs\geqtextwcs(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd\geqtextcwd(min), trwd\geqtextrwd(min) and tawd\geqtextawd(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
- 8. Either tRCH or tRRH must be satisfied for a read cycle.
- 9. These parameters are referenced to $\overline{\sf CAS}$ falling edge in early write cycles and to $\overline{\sf W}$ falling edge in $\overline{\sf OE}$ controlled write cycle and read-modify-write cycles.
- 10. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 11. These specifications are applied in the test mode.
- 12. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 13. tasc≥6ns, Assume tT = 2.0ns
- 14. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 15. If trass≥100us, then RAS precharge time must use trps instead of trp.
- 16. For RAS-only refresh and burst CAS-before-RAS refresh mode, 4096(4K)/2048(2K) cycles of burst refresh must be executed within 64ms/32ms before and after self refresh, in order to meet refresh specification.
- 17. For distributed $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ with 15.6us interval $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.




READ CYCLE



WRITE CYCLE (EARLY WRITE)


NOTE : Dout = OPEN





WRITE CYCLE (OE CONTROLLED WRITE)


NOTE : DOUT = OPEN








READ - MODIFY - WRITE CYCLE





HYPER PAGE READ CYCLE








HYPER PAGE WRITE CYCLE (EARLY WRITE)


NOTE: DOUT = OPEN








HYPER PAGE READ-MODIFY-WRITE CYCLE





HYPER PAGE READ AND WRITE MIXED CYCLE






RAS - ONLY REFRESH CYCLE*


NOTE : \overline{W} , \overline{OE} , DIN = Don't care

DOUT = OPEN



CAS - BEFORE - RAS REFRESH CYCLE


NOTE : \overline{OE} , A = Don't care








HIDDEN REFRESH CYCLE (READ)





HIDDEN REFRESH CYCLE (WRITE)

NOTE: Dout = OPEN









CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care




TEST MODE IN CYCLE


NOTE : \overline{OE} , A = Don't care





PACKAGE DIMENSION







Find price and stock options from leading distributors for KM48C2004CK-5 on Findchips.com:

https://findchips.com/search/KM48C2004CK-5

Find CAD models and details for this part: