Skip to content
View jackcarrozzo's full-sized avatar
Block or Report

Block or report jackcarrozzo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. gitwatch gitwatch Public

    Quick python script to poll the GitHub API and report user events to a queue

    Python 4 3

  2. brainfuck-processor brainfuck-processor Public

    A brainfuck system in Verilog

    Verilog 3 3

  3. vectorplot vectorplot Public

    Vector and spectrum analyzer functionality for the RTL_SDR

    C 3

  4. iqmod iqmod Public

    Verilog IQ modulation and local osc synthesis

    Verilog 2

  5. z80sim z80sim Public

    Fork of z80sim from z80pack-1.17

    C 2

  6. cs_adcs cs_adcs Public

    Verilog, C, and board layouts to interface Cirrus Logic audio ADCs

    Verilog 2