

## C I/O registers

This is a list of currently supported I/O addresses. The default start address is 0xF0000000. The offset is given in bytes. Note that the I/O can only be accesses on 4-byte boundaries and on word size accesses.

### C.1 GPIOA – General Purpose I/O

PIN	
31	0
0	
Reset	

**Register C.1:** PORT A INPUT REGISTER GPIOA\_PIN (0x00)

**Note:** This I/O register can only be read. Writes are ignored.

POUT	
31	0
0	
Reset	

**Register C.2:** PORT A OUTPUT REGISTER GPIOA\_POUT (0x04)

**Write** The data is written to the output pins.  
**Read** The last entered data is read back.

Reserved				PIN		EDGE	Reserved
31	8	7	3	2	1	0	
0				0	0	0	Reset

**Register C.3:** EXTERNAL INPUT INTERRUPT CONTROL REGISTER GPIOA\_EXTIC (0x18)

**PIN** Port pin number as input source.  
**EDGE** Edge selection: 00 = off, 01 = rising, 10 = falling, 11 = both.

Reserved		DETECT	
31		1	0
0		0	Reset

**Register C.4:** EXTERNAL INPUT INTERRUPT STATUS REGISTER GPIOA\_EXTIS (0x1c)

**DETECT** Edge detected. Must be cleared to reset the pending interrupt.

## C.2 UART1 – Universal Asynchronous Receiver/Transmitter

Reserved									Parity		SP2	BR1E	TC1E	RC1E	Size	EN	
31								9	8	7	6	5	4	3	2	1	0
0									0	0	1	1	1	0	0	Reset	

**Register C.5: UART1 CONTROL REGISTER UART1 CTRL (0x20)**

<b>Parity</b>	00: none, 10: even, 11: odd.
<b>SP2</b>	0: one stop bit, 1: two stop bits.
<b>BRIE</b>	BREAK received interrupt enable.
<b>TCIE</b>	Transmit character interrupt enable.
<b>RCIE</b>	Receive character interrupt enable.
<b>Size</b>	00: 8 bits, 10: 9 bits, 11: 7 bits, excluding the parity.
<b>EN</b>	Enable UART1 (both receiver and transmitter)

Reserved						BR	TC	RC	PE	RF	FE
						6	5	4	3	2	1
31						0	0	0	0	0	0
0						0	0	0	0	0	0

Reset

### Register C.6: UART1 STATUS REGISTER UART1 STAT (0x24)

<b>BR</b>	BREAK condition detected. A BREAK is a stream of null bits for the duration of 1 start bit + number of data bits + 1 stop bit.
<b>TC</b>	Transmit completed. Set directly to 1 when a character was transmitted. Automatically cleared when writing new character to the data register or when writing 0 in the TC bit in UART1_STAT.
<b>RC</b>	Receive completed. Set to 1 when a character was received. Automatically cleared when data register is read or when writing 0 in the RC bit in UART1_STAT.

- PE** Parity error. Set to 1 if parity is enabled and there is a parity error while receiving. Automatically cleared when data register is read or when writing 0 in the PE bit in UART1\_STAT.
- RF** Receive failed. Set to 1 when failed receiving (invalid start bit). Automatically cleared when data register is read or when writing 0 in the RF bit in UART1\_STAT.
- FE** Frame error. Set to 1 when a low is detected at the position of the (first) stop bit. Automatically cleared when data register is read or writing a 0 in the FE bit in UART1\_STAT.

Reserved																Data							
30															9	8							0
0																0							

Reset

**Register C.7:** UART1 DATA REGISTER UART1\_DATA (0x28)

- Write** The data is written to an internal buffer and transmitted.
- Read** The last received data is read.

Size depends on the Size field in the UART1 Control Register.

Reserved																Prescaler													
31															16	15													0
0																0													

Reset

**Register C.8:** UART1 BAUD RATE REGISTER UART1\_BAUD (0x2c)

**Prescaler**      Baud rate =  $\frac{f_{system}}{\text{prescaler} + 1}$

### C.3 I2C1 – Inter-Integrated Circuit master-only controller

General purpose I<sup>2</sup>C peripheral, with programmable baud rate prescaler, start- and stop-bit generation, no clock stretching, no arbitration, Standard mode (Sm) and Fast mode (Fm) only.

BAUD																Reserved				MACK		HARDSTOP		START		STOP		Reserved				TCIE		FM		Reserved	
31																16	15	12	11	10	9	8	7					4	3	2	1	0					
0																0				0	0	0	0	0				0	0	0		Reset					

**Register C.9:** I2C1 CONTROL REGISTER I2C1\_CTRL (0x40)

<b>BAUD</b>	Baud rate prescaler. Number of system clock pulses minus 1 for <b>one-half</b> bit time (Sm) or <b>one-third</b> bit time (Fm). Note: because of the 50 MHz system frequency, the lowest I <sup>2</sup> C clock frequency is 763 Hz.
<b>MACK</b>	Set to 1 to acknowledge a reception by the master. Must only be used when receiving.
<b>HARDSTOP</b>	Set to 1 to just generate a STOP condition. Useful after addressing a target that didn't respond. Cleared by hardware.
<b>START</b>	Send a START before next byte send. Cleared by hardware when transmission ends.
<b>STOP</b>	Send a STOP after next byte send or received. Cleared by hardware when transmission ends.
<b>TCIE</b>	Transmission Complete interrupt enable.
<b>FM</b>	0: Standard mode 1:1 (SCL 1/2 low, 1/2 high) 1: Fast mode 2:1 (SCL 2/3 low, 1/3 high)

Reserved																BUSY		AF		Reserved		TC		TRANS		Reserved	
31																7	6	5	4	3	2	1	0				
0																0	0	0	0	0	0	0	Reset				

**Register C.10:** I2C1 STATUS REGISTER I2C1\_STAT (0x44)

<b>BUSY</b>	Set to 1 when SDA or SCL is low, set to 0 when STOP condition is detected, independent of the I2C1 device.
<b>AF</b>	Acknowledge Fail, set when no target responded. Cleared by hardware when I2C1_DATA is accessed.
<b>TC</b>	Transmission Complete, including START or STOP, if any. Cleared by hardware when I2C1_DATA is accessed.
<b>TRANS</b>	Indicates transmitting (1) or not (0) by this controller.

Reserved																Data								
318																70								
0																0								Reset

**Register C.11:** I2C1 DATA REGISTER I2C1\_DATA (0x48)

**Write**            The data is written to an internal buffer and transmitted.

**Read**            The last received data is read.

## C.4 I2C2 – Inter-Integrated Circuit master-only controller

General purpose I<sup>2</sup>C peripheral, with programmable baud rate prescaler, start- and stop-bit generation, no clock stretching, no arbitration, Standard mode (Sm) and Fast mode (Fm) only.

BAUD																Reserved								MACK HARDSTOP START STOP								Reserved								TCIE FM				Reserved																																																																																																																																																																																			
31																16																15																12																11																10																9																8																7																4																3																2																1																0															
0																0																0																0																0																0																0																0																0																0																0																0																0																Reset															

**Register C.12:** I2C2 CONTROL REGISTER I2C2\_CTRL (0x50)

**BAUD**            Baud rate prescaler. Number of system clock pulses minus 1 for **one-half** bit time (Sm) or **one-third** bit time (Fm). Note: because of the 50 MHz system frequency, the lowest I<sup>2</sup>C clock frequency is 763 Hz.

**MACK**           Set to 1 to acknowledge a reception by the master. Must only be used when receiving.

**HARDSTOP**    Set to 1 to just generate a STOP condition. Useful after addressing a target that didn't respond. Cleared by hardware.

**START**           Send a START before next byte send. Cleared by hardware when transmission ends.

**STOP**            Send a STOP after next byte send or received. Cleared by hardware when transmission ends.

**TCIE**            Transmission Complete interrupt enable.

**FM**              0: Standard mode 1:1 (SCL 1/2 low, 1/2 high)  
1: Fast mode 2:1 (SCL 2/3 low, 1/3 high)

Reserved															BUSY		AF		Reserved		TC		TRANS		Reserved	
31							7	6	5	4	3	2	1	0												
0								0	0	0	0	0	0	0	Reset											

**Register C.13:** I2C2 STATUS REGISTER I2C2\_STAT (0x54)

- BUSY** Set to 1 when SDA or SCL is low, set to 0 when STOP condition is detected, independent of the I2C1 device.
- AF** Acknowledge Fail, set when no target responded. Cleared by hardware when I2C2\_DATA is accessed.
- TC** Transmission Complete, including START or STOP, if any. Cleared by hardware when I2C2\_DATA is accessed.
- TRANS** Indicates transmitting (1) or not (0) by this controller.

Reserved															Data								
318															70								
0															0								Reset

**Register C.14:** I2C2 DATA REGISTER I2C2\_DATA (0x58)

- Write** The data is written to an internal buffer and transmitted.
- Read** The last received data is read.

## C.5 SPI1 – Serial Peripheral Interface

General purpose SPI master peripheral, with prescaler, 8/16/24/32 bits data exchange, hardware NSS and interrupt.

Reserved				NSS setup				NSS hold				Reserved				Prescaler		Reserved		Size		TCIE	CPOL	CPHA	Reserved	
31	28	27					20	19					12	9	10	8	7	6	5	4	3	2	1	0		
0		0				0				0	0		0		0		0		0	0	0	0			Reset	

**Register C.15:** SPI1 CONTROL REGISTER SPI1\_CTRL (0x60)

- NSS setup** Number of system clock pulses after NSS active before transfer starts
- NSS hold** Number of system clock pulses before NSS inactive after transfer ends

**Prescaler**    **000** /2  
                   **001** /4  
                   **010** /8  
                   **011** /16  
                   **100** /32  
                   **101** /64  
                   **110** /128  
                   **111** /256


Note: because of the 50 MHz system frequency, the lowest SPI clock frequency is 195.3125 kHz.

**Size**            **00** 8 bits  
                   **01** 16 bits  
                   **10** 24 bits  
                   **11** 32 bits

**TCIE**            Transfer complete interrupt enable


**CPOL**            Clock polarity

**CPHA**            Transfer phase



**Register C.16:** SPI1 STATUS REGISTER SPI1\_STAT (0x64)

**TC**            Transfer complete



**Register C.17:** SPI1 DATA REGISTER SPI1\_DATA (0x68)

**Write**            The data is written to an internal buffer and transmitted.

**Read**            The last received data is read.

Data size depends on the Size field in the SPI1 Control Register. Data is right aligned.

## C.6 SPI2 – Serial Peripheral Interface

SPI master peripheral dedicated for SD card access, with prescaler and 8/16/24/32 bits data exchange. This device has no interrupt available.

Reserved											Prescaler		Reserved		Size		Reserved		CPOL	CPHA	Reserved	
31										11	10	8	7	6	5	4	3	2	1	0		
0											0		0		0		0	0	0	0	0	0

Reset

**Register C.18:** SPI2 CONTROL REGISTER SPI2\_CTRL (0x70)

**Prescaler**    000 /2  
                   001 /4  
                   010 /8  
                   011 /16  
                   100 /32  
                   101 /64  
                   110 /128  
                   111 /256

Note: because of the 50 MHz system frequency, the lowest SPI clock frequency is 195.3125 kHz.

**Size**            00 8 bits  
                      01 16 bits  
                      10 24 bits  
                      11 32 bits

**CPOL**          Clock polarity

**CPHA**          Transfer phase


Reserved											TC		Reserved	
31										4	3	2	0	
0											0		0	

Reset

**Register C.19:** SPI2 STATUS REGISTER SPI2\_STAT (0x74)

**TC**            Transfer complete





### Register C.20: SPI2 DATA REGISTER SPI2\_DATA (0x78)


<b>Write</b>	The data is written to an internal buffer and transmitted.
--------------	--

<b>Read</b>	The last received data is read.
-------------	---------------------------------

Data size depends on the Size field in the SPI2 Control Register. Data is right aligned.

## C.7 TIMER1 – a simple timer


Simple 32-bit timer peripheral for time base generation, with interrupt.



**Register C.21:** TIMER1 CONTROL REGISTER TIMER1\_CTRL (0x80)


EN      Enable the timer

**TIE** Timer compare match interrupt enable




**Register C.22:** TIMER1 STATUS REGISTER TIMER1\_STAT (0x84)

**TCI** Timer compare match interrupt. Set to 1 on compare match between the timer Count register and the Compare Match register. Must be cleared by software by writing a 0.



**Register C.23:** TIMER1 COUNT REGISTER TIMER1\_CNTR (0x88)

**CNTR** This register holds the counted clock pulses on the timer. This register may be written by software.




**Register C.24:** TIMER1 COMPARE TIMER T REGISTER TIMER1\_CMPT (0x8c)

**CMPT** This register holds the value at which the counter register is compared. On CNTR compares to greater than or equal to CMPT, the counter register will be cleared and the TCI flag will be set (both in the next clock cycle).

## C.8 TIMER2 – a more elaborate timer

General purpose 16-bit timer with Output Compare, PWM generation and Input Capture capabilities, preload and interrupts.



**Register C.25:** TIMER2 CONTROL REGISTER TIMER2\_CTRL (0x90)

- FOCC** Force Output Compare match C.
- FOCB** Force Output Compare match B.
- FOCA** Force Output Compare match A.
- FOCT** Force Output Compare match T.
- PHAC** Register C start phase.
- MODEC** Register C mode.
- PHAB** Register B start phase.
- MODEB** Register B mode.
- PHAA** Register A start phase.
- MODEA** Register A mode.
- PHAT** Register T start phase.
- MODET** Register T mode.
- PREC** Enable compare register C preload.
- PREB** Enable compare register B preload.
- PREA** Enable compare register A preload.
- PRET** Enable compare register T preload.
- CIE** Timer compare match/input capture C interrupt enable
- BIE** Timer compare match/input capture B interrupt enable

<b>AIE</b>	Timer compare match/input capture A interrupt enable
<b>TIE</b>	Timer compare match T interrupt enable
<b>OS</b>	One-shot mode
<b>EN</b>	Enable the timer

If none of the FOCx bits are 1, MODET and MODEA/B/C have the following meaning:

- 000** Output off
- 001** Toggle on compare match
- 010** Set high on compare match
- 011** Set low on compare match
- 100** Edge-aligned PWM (only A/B/C, for T not allowed)
- 101** Reserved
- 110** Input capture positive edge (only A/B/C, for T not allowed)
- 111** Input capture negative edge (only A/B/C, for T not allowed)

If at least one of the FOCx bits is 1, MODET and MODEA/B/C have the following meaning:

- 000** Not used
- 001** Toggle output compare
- 010** Set high output compare
- 011** Set low output compare
- 100** not allowed
- 101** not allowed
- 110** not allowed
- 111** not allowed


In this case, the CTRL register is not written and keeps its original setting.

Reserved								CCI BCI ACI TCI				Reserved			
31							8	7	6	5	4	3			0
0								0	0	0	0		0000	Reset	

**Register C.26:** TIMER2 STATUS REGISTER TIMER2\_STAT (0x94)


- CCI** Timer compare match A interrupt. Set to 1 on compare match between the timer Count register and the Compare Match C register. Set on input capture on detecting selected edge. Must be cleared by software by writing a 0.
- BCI** Timer compare match A interrupt. Set to 1 on compare match between the timer Count register and the Compare Match B register. Set on input capture on detecting selected edge. Must be cleared by software by writing a 0.

- ACI** Timer compare match A interrupt. Set to 1 on compare match between the timer Count register and the Compare Match A register. Set on input capture on detecting selected edge. Must be cleared by software by writing a 0.
- TCI** Timer compare match T interrupt. Set to 1 on compare match between the timer Count register and the Compare Match T register. Must be cleared by software by writing a 0.




**Register C.27:** TIMER2 COUNT REGISTER TIMER2\_CNTR (0x98)

- CNTR** This register holds the counted clock pulses on the timer. This register may be written by software. Rolls over when CNTR compare greater than or equal to CMPT on the next clock cycle.



**Register C.28:** TIMER2 COMPARE TIMER T REGISTER TIMER2\_CMPT (0x9c)


- CMPT** This register holds the value at which the Count register is compared. On CNTR compares to greater than or equal to CMPT, the Count register will be cleared and the TCI flag will be set (both in the next clock cycle).



**Register C.29:** TIMER2 PRESCALER REGISTER TIMER2\_PRSC (0xa0)


- PRSC** This register holds the prescaler of the timer. This register may be written by software. Whenever the internal prescaler is equal to or greater than this register, the internal prescaler

is reset. This register should only be written when the timer is stopped. Writing this register resets the internal prescaler.




**Register C.30:** TIMER2 COMPARE TIMER A REGISTER `TIMER2_CMPA (0xa4)`

**CMPA** For Output Compare: This register holds the value at which the Count register is compared. On CNTR compares to greater than or equal to CMPA, the ACI flag will be set in the next clock cycle. For Input Capture: The value of CNTR is copied to CMPA on detecting the selected edge, and the ACI flag is set.



**Register C.31:** TIMER2 COMPARE TIMER B REGISTER `TIMER2_CMPB (0xa8)`

**CMPB** For Output Compare: This register holds the value at which the Count register is compared. On CNTR compares to greater than or equal to CMPB, the BCI flag will be set in the next clock cycle. For Input Capture: The value of CNTR is copied to CMPB on detecting the selected edge, and the BCI flag is set.



**Register C.32:** TIMER2 COMPARE TIMER C REGISTER `TIMER2_CMPC (0xac)`

**CMPC** For Output Compare: This register holds the value at which the Count register is compared. On CNTR compares to greater than or equal to CMPC, the CCI flag will be set in the next clock cycle. For Input Capture: The value of CNTR is copied

to CMPC on detecting the selected edge, and the CCI flag is set.

## C.9 WDT – Watchdog Timer

Prescaler								LOCK		reserved		NMI EN		
31								8	7	6	2		1	0
0								0		0		0	0	Reset

**Register C.33:** WATCHDOG CONTROL REGISTER WDT\_CTRL (0xe0)

**Prescaler** 24-bit prescaler. The timeout time is computed with

$$t = \frac{\text{Prescaler} \cdot 256}{f_{cpu}}$$

**LOCK** If set to 1, the control register is locked. Watchdog write accesses trigger a system reset or NMI.

**NMI** If set to 1, the watchdog triggers an NMI on timeout, otherwise the watchdog triggers a system reset on timeout.

**EN** If set to 1, the WDT starts counting.

PASSWORD																															
31																															0
0																															
Reset																															

**Register C.34:** WATCHDOG TRIGGER REGISTER WDT\_TRIG (0xe4)

Note: this register must be written with the WDT password to reset the watchdog. No actual value is written in this register. Reads return all zero bits.

## C.10 MSI – Machine Software Interrupt

Note: MSI has to be enabled by writing a 1 to mie.MSIE.


Reserved																															TRIG	
31																															1	0
0																															0	Reset

**Register C.35:** MSI TRIGGER REGISTER MSI\_TRIG (0xec)

**TRIG** Writing a 1 to this field will trigger an MSI. Writing a 0 will disarm the trigger.


## C.11 MTIME – RISC-V system timer

Note: the external timer interrupt has to be enabled by writing a 1 to `mie.MTIE`. Note: the external timer will assert a pending interrupt if `TIMEH:TIME` (viewed as a 64-bit register) is greater than or equal to `TIMECMPH:TIMECMP` (viewed as a 64-bit register). To negate the pending interrupt, set `TIMECMPH:TIMECMP` to a higher value than `TIMEH:TIME`. The `TIMEH:TIME` registers count the number of micro seconds since last reset. As such, the system clock frequency must be a integer multiple of 1 MHz.




**Register C.36:** TIME EXTERNAL TIMER REGISTER TIME (*0xf0*)

**TIME** This register holds the low 32 bits of the external timer. Currently read-only.




**Register C.37:** TIMEH EXTERNAL TIMER REGISTER TIME (*0xf4*)

**TIMEH** This register holds the upper 32 bits of the external timer. Currently read-only.



**Register C.38:** TIMECMP EXTERNAL TIMER COMPARE REGISTER TIMECMP (*0xf8*)

**TIMECMP** This register holds the low 32 bits of the external timer compare register.



**Register C.39:** TIMECMPH EXTERNAL TIMER COMPARE REGISTER TIMECMP (*0xfc*)

**TIMECMPH** This register holds the upper 32 bits of the external timer compare register.