






Graphics ROM and RAM















Ulf Skutnabba, twitter: @skutis77
Konami GX785/GX870/GX808/GX903

Sheet: /IO/
File: io.kicad_sch


Title: Twin 16 – Rev B

Size: A3 Date: 2024-09-08
KiCad E.D.A. 8.0.5

Rev:
Id: 15/20



1 2 3 4 5 6 7 8




Ulf Skutnabba, twitter: @skutis77
Konami GX785/GX870/GX808/GX903

Sheet: /Sound mixer/
File: sound_mixer.kicad_sch


Title: Twin 16 – Rev B

Size: A3 | Date: 2024-09-08
KiCad E.D.A. 8.0.5

Rev:
Id: 17/20





Horizontal signals




– The first VCNTEN is skipped after reset.
It goes low 140ns before HSYNC goes low,
and high again when HSYNC goes low.
VCNTEN is active right before every second falling edge of
HSYNC.

– CPURES goes high, and stays high, on the seventh falling edge
of HSYNC.


Vertical signals



Horizontal and vertical synch timing diagrams



The numbers in the HSYNC and HBLK diagrams are HSYNC cycles.
All edges are synchronised to the rising edge of CLK2.



The numbers in the VSYNC and VBLK diagrams are HSYNC cycles.
All edges are synchronised to the falling edge of HSYNC.

Ulf Skutnabba, twitter: @skutis77
Konami GX785/GX870/GX808/GX903

Sheet: /Timing diagrams/
File: timing_diagrams.kicad_sch

Title: Twin 16 – Rev B

Size: A3 Date: 2024-09-08
KiCad E.D.A. 8.0.5

Rev:
Id: 19/20

A

B

C

D

E

F

A


B

C

D

E

F



Ulf Skutnabba, twitter: @skutis77
Konami GX785/GX870/GX808/GX903

Sheet: /Sprite timing diagrams/
File: sprite_timing_diagrams.kicad_sch

Title: Twin 16 – Rev B

Size: A3 | Date: 2024-09-08
KiCad E.D.A. 8.0.5

Rev:
Id: 20/20