Skip to content
View jun1okamura's full-sized avatar
  • AIST Solutions / Trigence Semiconductor
  • Tokyo
Block or Report

Block or report jun1okamura

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. glossary_semiconductor_design_terms_for_beginners glossary_semiconductor_design_terms_for_beginners Public

    6 1

  2. jun1okamura jun1okamura Public

    Config files for my GitHub profile.

  3. OpenEDA_related_entities OpenEDA_related_entities Public

  4. OpenLane OpenLane Public

    Forked from The-OpenROAD-Project/OpenLane

    OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

    Python