Port registers bank uses the negative edge of the clock to latch the input port of the processor

[Kammann123]

This is not correct, mainly because how each stage is driven by the clocks sent from the pipeline. When I created the register bank, I used the negative edge because I had in mind the clock scheme of a processor with no pipeline.