This repository has been archived by the owner on Apr 23, 2020. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 2.1k
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
LoadStoreVectorizer: Check TTI for vec reg bit width
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@274322 91177308-0d34-0410-b5e6-96231b3b80d8
- Loading branch information
Showing
5 changed files
with
83 additions
and
19 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
51 changes: 51 additions & 0 deletions
51
test/Transforms/LoadStoreVectorizer/AMDGPU/merge-stores-private.ll
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,51 @@ | ||
; RUN: opt -mtriple=amdgcn-amd-amdhsa -mattr=+max-private-element-size-4 -load-store-vectorizer -S -o - %s | FileCheck -check-prefix=ELT4 -check-prefix=ALL %s | ||
; RUN: opt -mtriple=amdgcn-amd-amdhsa -mattr=+max-private-element-size-8 -load-store-vectorizer -S -o - %s | FileCheck -check-prefix=ELT8 -check-prefix=ALL %s | ||
; RUN: opt -mtriple=amdgcn-amd-amdhsa -mattr=+max-private-element-size-16 -load-store-vectorizer -S -o - %s | FileCheck -check-prefix=ELT16 -check-prefix=ALL %s | ||
|
||
; ALL-LABEL: @merge_private_store_4_vector_elts_loads_v4i32 | ||
; ELT4: store i32 | ||
; ELT4: store i32 | ||
; ELT4: store i32 | ||
; ELT4: store i32 | ||
|
||
; ELT8: store <2 x i32> | ||
; ELT8: store <2 x i32> | ||
|
||
; ELT16: store <4 x i32> | ||
define void @merge_private_store_4_vector_elts_loads_v4i32(i32* %out) #0 { | ||
%out.gep.1 = getelementptr i32, i32* %out, i32 1 | ||
%out.gep.2 = getelementptr i32, i32* %out, i32 2 | ||
%out.gep.3 = getelementptr i32, i32* %out, i32 3 | ||
|
||
store i32 9, i32* %out | ||
store i32 1, i32* %out.gep.1 | ||
store i32 23, i32* %out.gep.2 | ||
store i32 19, i32* %out.gep.3 | ||
ret void | ||
} | ||
|
||
; ALL-LABEL: @merge_private_store_4_vector_elts_loads_v4i8( | ||
; ALL: store <4 x i8> | ||
define void @merge_private_store_4_vector_elts_loads_v4i8(i8* %out) #0 { | ||
%out.gep.1 = getelementptr i8, i8* %out, i32 1 | ||
%out.gep.2 = getelementptr i8, i8* %out, i32 2 | ||
%out.gep.3 = getelementptr i8, i8* %out, i32 3 | ||
|
||
store i8 9, i8* %out | ||
store i8 1, i8* %out.gep.1 | ||
store i8 23, i8* %out.gep.2 | ||
store i8 19, i8* %out.gep.3 | ||
ret void | ||
} | ||
|
||
; ALL-LABEL: @merge_private_store_4_vector_elts_loads_v2i16( | ||
; ALL: store <2 x i16> | ||
define void @merge_private_store_4_vector_elts_loads_v2i16(i16* %out) #0 { | ||
%out.gep.1 = getelementptr i16, i16* %out, i32 1 | ||
|
||
store i16 9, i16* %out | ||
store i16 12, i16* %out.gep.1 | ||
ret void | ||
} | ||
|
||
attributes #0 = { nounwind } |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters