Skip to content
View mahati-basavaraju's full-sized avatar
Block or Report

Block or report mahati-basavaraju

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. iiitb_piso iiitb_piso Public

    This repository contains details of design and working of a 4-bit PISO Shift Register

    Verilog

  2. physicalDesignOfASICcourseContent physicalDesignOfASICcourseContent Public

    Repo with info related to the physical design of asic

  3. caravel_iiitb_piso caravel_iiitb_piso Public

    Verilog

  4. sta sta Public

  5. openFasoc_Flow openFasoc_Flow Public

    Verification of existing openFasoc flow

    Python