Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Altpll #5

Open
kkdas088 opened this issue Nov 27, 2017 · 2 comments
Open

Altpll #5

kkdas088 opened this issue Nov 27, 2017 · 2 comments

Comments

@kkdas088
Copy link

I am newbie to both VHDL and RISC-V. As wizpll and wizpll_vga is missing the critical altpll component definition, I am not able to synthesize it.

@maikmerten
Copy link
Owner

maikmerten commented Nov 27, 2017

Hello kkdas088, in FPGAs, the PLL (which generates the needed clock signals) is a vendor-specific component. For instance, for Altera/Intel FPGAs, a "altpll" needs to be instantiated (the "alt" in "altpll" standing, of course, for Altera).

If you're trying to synthesize for, e.g., a Xilinx device, the synthesizer will not be able to find "altpll". Instead you'll need to create you own code to instantiate properly configured PLLs. This can be done using the configuration options (a "wizard" - which is why "my" PLLs are named "wizpll" and "wizpll_vga") in the respective development environments.

In the basic setup, "wizpll" just generates a 50 MHz clock signal, while "wizpll_vga" generates a 25 MHz clock. Those should be easy to replace with whatever PLL configuration you can generate for you FPGA board.

@kkdas088
Copy link
Author

Thanks for the quick response. I was able to synthesize Tomthumb on Xilinx Virtex FPGA, by using their PLL, as advised by you. Thanks again

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants