
www.em.avnet.com/xilinx						
http://www.xilinx.com/s3adspstarter						
Function	Sheet Number					
Cover Sheet	1					
Block Diagram	2					
FPGA Bank 0	3					
FPGA Bank 1	4					
FPGA Bank 2	5					
FPGA Bank 3	6					
FPGA Power	7					
DDR2 Memory	8					
DDR2 Termination	9					
Config/Flash Memory	10					
10/100/1000 PHY	11					
PHY Power	12					
DAC Out	13					
EXP Connector (JX1)	14					
EXP Connector (JX2)	15					
Board Power	16					
Revision History	17					

Spartan-3A DSP Starter Board

Avnet Engineering Services



Xilinx is disclosing this Document and Intellectual Property (hereinafter "the Design") to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of the Design may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Design. Xilinx reserves the right to make changes, at any time, to the Design as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design.

THE DESIGN IS PROVIDED "AS IS" WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DESIGN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.


The Design is not designed or intended for use in the development of on-line control equipment in hazardous environments requiring failsafe controls, such as in the operation of nuclear facilities, aircraft navigation or communications systems, air traffic control, life support, or weapons systems ("High-Risk Applications"). Xilinx specifically disclaims any express or implied warranties of fitness for such High-Risk Applications. You represent that use of the Design in such High-Risk Applications is fully at your risk.

© 2006-2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.




09/21/07


	Avnet, Inc.	Engineerin	gineering Services			Copyright 2007		
Title	Spartan-3A DSP Sta	arter Board	Sheet 1 - Lead	Sheet				
Size B	Document Number 0381257					Rev 1		
Date:	Friday, Septemb	er 21, 2007	Sheet 1	of	17	•		





Power					
3.3V	2.5V	1.8V	1.2V	0.9V Terminatio	
Regulator	Regulator	Regulator	Regulator	Regulator	


	Avnet, Inc.	Engineerir	ng Services		Copyrig	ıht 2007
Title	Spartan-3A DSP Sta	arter Board	Sheet 2 - Bloc	k Diagra	ım	
Size B	Document Number 0381257					Rev 1
Date:	Friday, Septembe	er 21, 2007	Sheet 2	of	17	l



































Layout Note: Place J4 and J2 close together




	Avnet, Inc.	Engineeri	ng Services		Copyrig	ht 2007
Title	Spartan-3A DSP St	arter Board	Sheet 10 - Config	juration/l	lash M	emory
Size C	Document Number 0381257					Rev 1
Date:	Friday, Septemb	er 21, 2007	Sheet 10	of	17	








	Avnet, Inc.	Engineeri	ng Services		Copyrig	ht 2007
Title	Spartan-3A DSP Sta	arter Board	Sheet 12 - PHY I	Power		
Size B	Document Number 0381257					Rev 1
Date:	Friday, Septemb	er 21, 2007	Sheet 12	of	17	



	Avnet, Inc.	Engineer	ing Services		Copyrig	ht 2007
Title	Spartan-3A DSP St	arter Board	Sheet 13 - DAC C	Out		
Size B	Document Number 0381257					Rev 1
Date:	Friday, Septemb	er 21, 2007	Sheet 13	of	17	







Friday, September 21, 2007

ADDED POWER LEDS TO VCC_INT, +2.5V AND +3.3V RAILS

CONNECTED U20.3 TO PTH_INH# NET

ADDED A 2512 PKG LOAD RESISTOR TO +5V RAIL AT PWR JACK

ADDED PARALLEL TERMINATION TO SMA CLOCK INPUT

REMOVED LEVEL SHIFTER U14 & DIRECTLY CONNECTED SPI NETS TO U16

GROUNDED UNUSED I/O PINS ON TRANSCEIVERS U9, U17 & U18

REV 1

09/21/07: Updated Bank 2 of FPGA package by adding pin AA8 (IP_2) and changing pin AC22 from IP_2 (input only) to IO_2 (bidirectional)

CHANGED NAME OF PIN "V24" ON FPGA SYMBOL FROM "IP" TO "IO"

REV A

	Avnet, Inc.	Engineerii	Engineering Services			nt 2007
Title	Spartan-3A DSP St	arter Board	Sheet 17 - R	levision	History	
Size B	Document Number 0381257					Rev 1
Date:	Friday, Septemb	er 21, 2007	Sheet 17	of	17	•