Skip to content

Commit

Permalink
Merge pull request #6651 from tlindner/6309-fix-the-fix
Browse files Browse the repository at this point in the history
6309: removed wrong BRA
  • Loading branch information
ajrhacker committed May 6, 2020
2 parents dd6c637 + b74a561 commit 841bf24
Showing 1 changed file with 5 additions and 5 deletions.
10 changes: 5 additions & 5 deletions src/devices/cpu/m6809/hd6309.ops
Original file line number Diff line number Diff line change
Expand Up @@ -50,6 +50,7 @@ MAIN:
case 0x1E: %EXG; return;
case 0x1F: %TFR; return;

case 0x20: set_cond(true); %BRANCH; return;
case 0x21: set_cond(false); %BRANCH; return;
case 0x22: set_cond(cond_hi()); %BRANCH; return;
case 0x23: set_cond(!cond_hi()); %BRANCH; return;
Expand Down Expand Up @@ -270,15 +271,14 @@ MAIN:
case 0xFD: set_regop16(m_q.p.d); %EXTENDED; %ST16; return;
case 0xFE: set_regop16(m_u); %EXTENDED; %LD16; return;
case 0xFF: set_regop16(m_u); %EXTENDED; %ST16; return;
default: %ILLEGAL; return;
default: %ILLEGAL; return;
}
return;

DISPATCH10:
@m_opcode = read_opcode();
switch(m_opcode)
{
case 0x20: set_cond(true); %LBRANCH; return;
case 0x21: set_cond(false); %LBRANCH; return;
case 0x22: set_cond(cond_hi()); %LBRANCH; return;
case 0x23: set_cond(!cond_hi()); %LBRANCH; return;
Expand Down Expand Up @@ -409,7 +409,7 @@ DISPATCH10:
case 0xFE: set_regop16(m_s); %EXTENDED; %LD16; return;
case 0xFF: set_regop16(m_s); %EXTENDED; %ST16; return;

default: %ILLEGAL; return;
default: %ILLEGAL; return;
}
return;

Expand Down Expand Up @@ -511,7 +511,7 @@ DISPATCH11:
case 0xF7: set_regop8(m_q.r.f); %EXTENDED; %ST8; return;
case 0xFB: set_regop8(m_q.r.f); %EXTENDED; %ADD8; return;

default: %ILLEGAL; return;
default: %ILLEGAL; return;
}
return;

Expand Down Expand Up @@ -890,7 +890,7 @@ TFM:
// operation that executed one transfer, and bumped the program
// counter back. However, some documentation suggests that TFM
// was abortable, so we now have a get_pending_interrupt() call
// here.
// here.
//
// Lastly, I have no information on the precise sub-instruction timing
// here; the timings of the reads and writes are really just a guess.
Expand Down

0 comments on commit 841bf24

Please sign in to comment.