New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Output Multiplexer #2

Closed

4 tasks done

Tracked by

martinhofigueiredo opened this issue Apr 19, 2023 · 0 comments

Closed

4 tasks done

Tracked by

Output Multiplexer #2

martinhofigueiredo opened this issue Apr 19, 2023 · 0 comments

Assignees

Milestone

Owner

martinhofigueiredo commented Apr 19, 2023 •

edited

Loading

To Do:

Domino Logic Implementation
Transmission Gates Implementation
Sizing
Test

The output multiplexer is 4:1 meaning we need 2 bit to encode all possible

S is a bus S<0:1>

Transmission Gate implementation

martinhofigueiredo self-assigned this

martinhofigueiredo added this to the 1B ALU milestone

martinhofigueiredo mentioned this issue

Closed

5 tasks

martinhofigueiredo closed this as completed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment