

## INSTRUCTION SET 24 bit

### Total 29 Instructions RISC Based

Opcode	Mnemonic	Instruction
00000	ADD	Add 2 reg and store into 3 <sup>rd</sup> reg
00001	ADC	ADD with added carry
00010	SUB	Subtract 2 reg and store in 3 <sup>rd</sup> reg
00011	SBB	SUB with subtracted borrow
00100	INC	Increment Reg
00101	DEC	Decrement Reg
00110	NEG	Complement Reg
01000	AND	Logical And 2 reg and store in 3 <sup>rd</sup> reg
01001	OR	Logical Or 2 reg and store in 3 <sup>rd</sup> reg
01010	ROR	Rotate right reg upto 8 times
01011	ROL	Rotate left reg upto 8 times
01100	SHR	Shift right reg upto 8 times
01101	SHL	Shift left reg upto 8 times
01110	SETF	Set the flag reg

<b>01111</b>	<b>PUSHF</b>	<b>Push carry flag into reg</b>
<b>10000</b>	<b>JMP</b>	<b>Unconditional jump</b>
<b>10001</b>	<b>JC</b>	<b>Jump if carry</b>
<b>10010</b>	<b>JNC</b>	<b>Jump if no carry</b>
<b>10011</b>	<b>JZ</b>	<b>Jump if zero</b>
<b>10100</b>	<b>JNZ</b>	<b>Jump if not zero</b>
<b>10101</b>	<b>JPE</b>	<b>Jump if parity even</b>
<b>10110</b>	<b>JPO</b>	<b>Jump if parity odd</b>
<b>11000</b>	<b>RES</b>	<b>Reset</b>
<b>11001</b>	<b>NOP</b>	<b>No-Operation</b>
<b>11010</b>	<b>SPC</b>	<b>Store Program Counter</b>
<b>11011</b>	<b>RSPC</b>	<b>Restore Program Counter</b>
<b>11100</b>	<b>LOAD</b>	<b>Load memory into reg</b>
<b>11101</b>	<b>STOR</b>	<b>Store reg to memory</b>
<b>11110</b>	<b>MOV</b>	<b>Move 1 reg to another</b>

## Arithmetic Group 00

### 7 instructions

Sel:

0=Reg

1=Immediate value(IV)

#: Register select

@: Address bits

1. Add  $R1 \leftarrow R2 + (R3/IV)$  Update Flags **Mnemonic: ADD**

Group	Opcode	Reg	Reg	Sel	Reg/IV
00	000	#####	#####	0/1	xxx##### or 8bit IV

2. Add with Carry  $R1 \leftarrow R2 + (R3/IV) + C$  Update Flags **Mnemonic: ADC**

Group	Opcode	Reg	Reg	Sel	Reg/IV
00	001	#####	#####	0/1	xxx##### or 8bit IV

3. Sub  $R1 \leftarrow R2 - (R3/IV)$  Update Flags **Mnemonic: SUB**

Group	Opcode	Reg	Reg	Sel	Reg/IV
00	010	#####	#####	0/1	xxx##### or 8bit IV

4. Sub with borrow  $R1 \leftarrow R2 - (R3/IV)$  -B Update Flags **Mnemonic: SBB**

Group	Opcode	Reg	Reg	Sel	Reg/IV
00	011	#####	#####	0/1	xxx##### or 8bit IV

5. INC Reg **Mnemonic: INC**

Group	Opcode	Reg	Reg	Sel	Reg/IV
00	100	#####	xxxxx	x	xxxx xxxx

6. DEC Reg **Mnemonic: DEC**

Group	Opcode	Reg	Reg	Sel	Reg/IV
00	101	#####	xxxxx	x	xxxx xxxx

7. COMPLEMENT Reg **Mnemonic: NEG**

Group	Opcode	Reg	Reg	Sel	Reg/IV
00	110	#####	xxxxx	x	xxxx xxxx

## Logical & Misc Group 01

### 8 instructions

Sel:

0=Reg

1=Immediate value(IV)

#: Register select

@: Address bits

F: Flag Bits

1. AND  $R1 \leftarrow R2 \& (R3/IV)$  **Mnemonic: AND**

Group	Opcode	Reg	Reg	Sel	Reg/IV
01	000	#####	#####	0/1	xxx##### or 8bit IV

2. OR  $R1 \leftarrow R2 \mid (R3/IV)$  **Mnemonic: OR**

Group	Opcode	Reg	Reg	Sel	Reg/IV
01	001	#####	#####	0/1	xxx##### or 8bit IV

3. ROTATE RIGHT Reg>>bit val **Mnemonic: ROR**

Group	Opcode	Reg	Reg	Sel	Reg/IV
01	010	#####	xxxxx	x	xxxxxxxxx

#### 4. ROTATE LEFT Reg<<bit val **Mnemonic: ROL**

Group	Opcode	Reg	Reg	Sel	Reg/IV
01	011	#####	xxxxx	x	xxxxxxxxx

#### 5. SHIFT RIGHT Reg>>bit **Mnemonic: SHR**

Group	Opcode	Reg	Reg	Sel	Reg/IV
01	100	#####	xxxxx	x	xxxxxxxxx

#### 6. SHIFT LEFT Reg<<bit **Mnemonic: SHL**

Group	Opcode	Reg	Reg	Sel	Reg/IV
01	101	#####	xxxxx	x	xxxxxxxxx

#### 7. SET FLAGS **Mnemonic: SETF**

Group	Opcode	Reg	Reg	Sel	Reg/IV
01	110	xxxxx	xxxxx	x	xxxxFFFF(4 flag bits)

#### 8. PUSH FLAG **Mnemonic: PUSHF**

Group	Opcode	Reg	Reg	Sel	Reg/IV
01	111	#####	xxxxx	x	xxxxxxxxx

## Branch Group 10

### 7 instructions

#: Register select

@: Address bits INS MEMORY

#### 1. JUMP Instruction Memory Address **Mnemonic: JMP**

Group	Opcode	Reg	Reg	Sel	IV
10	000	xxxxx	xxxxx	x	@@@@@@@@@@

#### 2. Jump If Carry **Mnemonic: JC**

Group	Opcode	Reg	Reg	Sel	IV
10	001	xxxxx	xxxxx	x	@@@@@@@@@@

#### 3. Jump If No Carry **Mnemonic: JNC**

Group	Opcode	Reg	Reg	Sel	IV
10	010	xxxxx	xxxxx	x	@@@@@@@@@@

#### 4. Jump If Zero **Mnemonic: JZ**

Group	Opcode	Reg	Reg	Sel	IV
10	011	xxxxx	xxxxx	x	@@@@@@@@@@

5. Jump If Non Zero **Mnemonic: JNZ**

Group	Opcode	Reg	Reg	Sel	IV
10	100	xxxxx	xxxxx	x	@@@@@@@@

6. Jump If Even Parity **Mnemonic: JPE**

Group	Opcode	Reg	Reg	Sel	IV
10	101	xxxxx	xxxxx	x	@@@@@@@@

7. Jump If Odd Parity **Mnemonic: JPO**

Group	Opcode	Reg	Reg	Sel	IV
10	110	xxxxx	xxxxx	x	@@@@@@@@



# Machine Control / Load Store Group 11

## 7 instructions

#: Register select

@: Address bits DATA MEMORY

### 1. RESET Mnemonic: RES

Group	Opcode	Reg	Reg	Sel	Reg/IV
11	000	xxxxx	xxxxx	x	xxxx xxxx

### 2. NOP Mnemonic: NOP

Group	Opcode	Reg	Reg	Sel	Reg/IV
11	001	xxxxx	xxxxx	x	xxxx xxxx

### 3. Save PC Mnemonic: SPC

Group	Opcode	Reg	Reg	Sel	Reg/IV
11	010	xxxxx	xxxxx	x	xxxx xxxx

### 4. Restore PC Mnemonic: RSPC

Group	Opcode	Reg	Reg	Sel	Reg/IV
11	011	xxxxx	xxxxx	x	xxxx xxxx

5. Load Reg  $\leftarrow$  Memory **Mnemonic: LOAD**

Group	Opcode	Reg	Reg	Sel	Reg/IV
11	100	#####	@@@@@	@	@@@@@@@@

6. Store Reg  $\rightarrow$  Memory **Mnemonic: STOR**

Group	Opcode	Reg	Reg	Sel	Reg/IV
11	101	#####	@@@@@	@	@@@@@@@@

7. Move Reg  $\leftarrow$  Reg **Mnemonic: MOV**

Group	Opcode	Reg	Reg	Sel	Reg/IV
11	110	#####	#####	x	xxxxxxxx

## FLAG REGISTER

Parity(0=EP/1=OP)	Zero	Borrow	Carry
F	F	F	F