New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Reduce 1 tick delay before CDB #6

Open

CircuitCoder opened this issue Apr 7, 2020 · 0 comments

Contributor

CircuitCoder commented Apr 7, 2020

Currently, each instruction goes through a 1 tick delay before entering the CDB. This can cause severe slowdown running code with many RAW hazards.

The 1 tick delay may be unnecessary for some functional units with less delay by its own, such as ALU, Branch and Bypass.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment