Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

logutils: 需要一些改进 #30

Closed
poemonsense opened this issue Jun 24, 2020 · 8 comments
Closed

logutils: 需要一些改进 #30

poemonsense opened this issue Jun 24, 2020 · 8 comments
Labels
enhancement New feature in plan

Comments

@poemonsense
Copy link
Member

(1) 需要支持对特定时间范围内的log打印
实现上,只需要在XSlog里面cond加入条件即可

(2) 需要支持对特定模块log打印,在代码中唯一的地方选择部分模块进行打印,能够开关每一个模块的打印。
具体实现上,可以通过对模块的选择来做。

@ljwljwljwljw ljwljwljwljw added the enhancement New feature in plan label Jun 24, 2020
@ljwljwljwljw
Copy link
Member

我尽快加入这些功能

@ljwljwljwljw
Copy link
Member

#43 该PR中加入了指定log时间范围的功能, 通过在emu中加入-b和-e选项控制log的开始和结束时间。

@ljwljwljwljw
Copy link
Member

针对特定模块进行log控制的功能尚未实现

@ljwljwljwljw
Copy link
Member

ljwljwljwljw commented Jun 25, 2020

#44 该PR中加入了在emu中指定log level的功能,只通过emu的-v参数就可以修改log level,不需要重新编译chisel到verilog

@AugustusWillisWang
Copy link
Member

需要添加在处理器状态错误时, 无视当前处理器设置输出所有调试信息的代码.

在后期运行复杂的测试/操作系统时, 需要仿真很久才能触发bug. 这些测试的指令量很大, 一直生成log会由于IO瓶颈导致仿真缓慢. 而关闭log运行的话, 在测试发现问题时无法输出处理器的内部信息.

@biquanha
Copy link
Contributor

[translate]:(1) You need to support log printing within a specific time range. In
terms of implementation, you only need to add conditions to cond in XSlog

(2) It needs to support the printing of specific module logs, select some modules in the only place in the code for printing, and be able to switch the printing of each module.
In terms of specific implementation, it can be done through the selection of modules.

@biquanha
Copy link
Contributor

[translate]:#43 This PR adds the ability to specify the log time range, and controls the start and end times of the log by adding -b and -e options to the emu.

@biquanha
Copy link
Contributor

[translate]:You need to add code that ignores the current processor settings and outputs all debug information when the processor state is wrong.

When running complex tests/operating systems at a later stage, it takes a long time to emit bugs. These tests have a large number of instructions, and the constant generation of logs will cause the simulation to be slow due to IO bottlenecks. If you turn off the log, you will not be able to output the internal information of the processor when the test finds a problem.

sinceforYy pushed a commit to sinceforYy/XiangShan that referenced this issue May 24, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature in plan
Projects
None yet
Development

No branches or pull requests

4 participants