Skip to content

@Featherweight-IP Featherweight-IP

Change the repository type filter

All

    Repositories list

    30 repositories

    • fwprotocol-defs

      Public
      SystemVerilog macros for standard protocols
      SystemVerilog
      •
      Apache License 2.0
      •0•2•0•0•Updated Sep 11, 2024Sep 11, 2024

    • fwperiph-dma

      Public
      Provides a simple peripheral-capable DMA engine
      Verilog
      •
      Apache License 2.0
      •2•6•0•0•Updated Sep 11, 2024Sep 11, 2024

    • fw-wishbone-sram-ctrl

      Public
      Wishbone SRAM controllers, including support for atomic operations
      Verilog
      •
      Apache License 2.0
      •0•3•0•0•Updated Feb 22, 2024Feb 22, 2024

    • fw-wishbone-interconnect

      Public
      Parameterized Wishbone interconnect
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Feb 22, 2024Feb 22, 2024

    • fwip-util-lib

      Public
      Library of sub-components used by other IPs
      Apache License 2.0
      •0•0•0•0•Updated Feb 13, 2024Feb 13, 2024

    • fwvexrisc

      Public
      Provides several configurations of VexRISC as FeatherweightIP packages
      Verilog
      •
      Apache License 2.0
      •0•1•0•0•Updated Apr 12, 2023Apr 12, 2023

    • fwpic

      Public
      Featherweight programmable interrupt controller (PIC)
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Jan 17, 2022Jan 17, 2022

    • fwpit

      Public
      Programmable Interval Timer
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Jan 17, 2022Jan 17, 2022

    • fwrisc

      Public
      Featherweight RISC-V implementation
      verilogrisc-vzephyr
      SystemVerilog
      •
      Apache License 2.0
      •9•52•1•1•Updated Jan 17, 2022Jan 17, 2022

    • fw-local-intc

      Public
      Implements a simple local-interrupt controller for up to 30 external and 1 software source
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Jan 17, 2022Jan 17, 2022

    • fw-wishbone-bridges

      Public
      Various Wishbone bridges
      Verilog
      •
      Apache License 2.0
      •0•3•0•0•Updated Jan 17, 2022Jan 17, 2022

    • fwuart-16550

      Public
      UART 16550 packaged for featherweight IP
      Verilog
      •
      Apache License 2.0
      •0•2•0•0•Updated Jan 17, 2022Jan 17, 2022

    • fwspi-initiator

      Public
      SPI initiator IP
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Jan 17, 2022Jan 17, 2022

    • fwgpio

      Public
      Simple GPIO component with support for pin muxing
      Verilog
      •
      Apache License 2.0
      •0•2•0•0•Updated Jan 17, 2022Jan 17, 2022

    • fw-rv-comps

      Public
      Utility design blocks with ready/valid interfaces
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Jan 12, 2022Jan 12, 2022

    • fwuart

      Public
      Featherweight UART IP
      SystemVerilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Nov 2, 2021Nov 2, 2021

    • fwgeneric-mem

      Public
      Generic SRAM primitives with specializations for FPGA targets
      Makefile
      •
      Apache License 2.0
      •1•1•0•0•Updated Oct 29, 2021Oct 29, 2021

    • fwnoc-gen

      Public
      Provides a configurable NxM cache-coherent fabric generator.
      Verilog
      •
      GNU General Public License v2.0
      •0•0•0•0•Updated Aug 30, 2021Aug 30, 2021

    • fw-dv-tools

      Public
      Docker image containing the tools used for Featherweight-IP functional verification
      Makefile
      •
      Apache License 2.0
      •0•0•0•0•Updated Jun 30, 2021Jun 30, 2021

    • fwspi-memio

      Public
      Read-only memory interface to spi flash devices
      Verilog
      •
      Apache License 2.0
      •0•1•0•0•Updated Jun 8, 2021Jun 8, 2021

    • fw-sky130-sram-subsys

      Public
      Provides SRAM subsystems built from SKY130 SRAM blocks
      Apache License 2.0
      •0•1•0•0•Updated May 23, 2021May 23, 2021

    • fwnoc

      Public
      Parameterizable network on chip designed to be tiled
      Python
      •
      Apache License 2.0
      •0•0•0•0•Updated May 22, 2021May 22, 2021

    • fwnoc-wishbone-bridges

      Public
      Bridges between fwnoc and wishbone protocols
      Apache License 2.0
      •0•0•0•0•Updated May 22, 2021May 22, 2021

    • fwnoc-sram-ctrl

      Public
      Banked SRAM controller that uses the Fwnoc protocol
      Apache License 2.0
      •0•0•0•0•Updated May 9, 2021May 9, 2021

    • fwserdes

      Public
      Simple differential-signaling SERDES block with clock recovery
      Apache License 2.0
      •0•0•0•0•Updated Apr 28, 2021Apr 28, 2021

    • fwrisc-cluster

      Public
      Cluster of fwrisc cores
      Apache License 2.0
      •0•0•0•0•Updated Jan 28, 2021Jan 28, 2021

    • fwsynth-stubs

      Public
      Interfaces stubs that leave interfaces active for IP synthesis
      Apache License 2.0
      •0•0•0•0•Updated Jan 27, 2021Jan 27, 2021

    • fwinterconnect-gen

      Public
      Scripts to generate an interconnect from a specification
      SystemVerilog
      •
      Apache License 2.0
      •0•3•0•0•Updated Mar 11, 2019Mar 11, 2019

    • fwsdram_ctrl

      Public
      Featherweight SDRAM controller
      Python
      •
      Apache License 2.0
      •0•0•0•0•Updated Feb 24, 2019Feb 24, 2019

    • Featherweight-IP.github.io

      Public
      Website for the Featherweight-IP Project
      HTML
      •
      Apache License 2.0
      •0•0•0•0•Updated Dec 6, 2018Dec 6, 2018