Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

How to disable AVX instruction set in opengl32.dll compilation #4

Closed
fabceolin opened this issue Oct 24, 2017 · 3 comments
Closed

How to disable AVX instruction set in opengl32.dll compilation #4

fabceolin opened this issue Oct 24, 2017 · 3 comments

Comments

@fabceolin
Copy link

I am getting illegal instruction when I trying to use opengl32.gll
From depends_x64
00:00:21.282: Second chance exception 0xC000001D (Illegal Instruction) occurred in "%DIR%\OPENGL32.DLL" at address 0x00007FF975EDB0E3 by thread 1.

Here I saw about AVX instruction set:
https://www.gamedev.net/forums/topic/648813-illegal-instruction-possible-causes/

How can I change the instruction set in opengl32.dll compilation? (maybe removing the AVX instruction set)

@pal1000
Copy link
Owner

pal1000 commented Oct 24, 2017

I think you need to ask for help on Mesa-dev mailing list.
What program it happens with?
Did you use my build or you built it yourself?
Does your CPU supports AVX?
Did you opt in to build OpenSWR?

@fabceolin
Copy link
Author

fabceolin commented Oct 24, 2017

I tried your build first, without success and now I am trying to build myself.

We are testing using our software, based in VTK.
I select to build the openswr. I am using the same kvm machine to build and test.

The CPU supports AVX2 but I didn't seed in AVX here:
cat /proc/cpuinfo
processor : 0
vendor_id : GenuineIntel
cpu family : 6
model : 6
model name : QEMU Virtual CPU version 2.0.0
stepping : 3
cpu MHz : 2993.000
cache size : 4096 KB
fpu : yes
fpu_exception : yes
cpuid level : 4
wp : yes
flags : fpu de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 pni vmx cx16 x2apic popcnt hypervisor lahf_lm epb dtherm fsgsbase tsc_adjust bmi1 hle avx2 clflushopt
clflush size : 64
cache_alignment : 64
address sizes : 40 bits physical, 48 bits virtual
power management:

@pal1000
Copy link
Owner

pal1000 commented Oct 25, 2017

AVX2 without AVX is definitely an unsupported configuration. I have doubts this will be fixed by Mesa3D developers. Sorry, but all you can do is build it yourself on that awkward configuration of yours and see what happens.

The build environment I use does have AVX support. It lacks AVX2 support though.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

2 participants