## r32 CPU and Instruction Set

Reed Foster

June 2017


## Contents

A	bout	r32			ii
1	Inst	ructio	on Set		1
	1.1	Instru	action Format		 1
		1.1.1	R-Type Instructions		 1
		1.1.2	I-Type Instructions		 1
		1.1.3	J-Type Instructions		 1
	1.2	Proces	essor Instructions	•	 1
2	Mer	nory			15
	2.1	SDRA	AM		 15
		2.1.1	What is SDRAM?		 15
		2.1.2	Finite State Machine		 15
		2.1.3	FIFOs		 16
3	I/O				17

## About r32

 $\rm r32$  is a fully-fledged, 32-bit microcontroller/SoC with a CPU-core based on the MIPS architecture.

### Architecture



### 1 Instruction Set

The r32 core instruction set is based on MIPS, an instruction set developed MIPS Technologies (founded by researchers from Stanford University). MIPS is a RISC architecture, with a 5-stage pipeline and 128-byte register file. r32's instruction set is mostly a subset of MIPS, with a few tweaks to the programmer's interface to the processor.

#### 1.1 Instruction Format

Just like MIPS, r32 has three different instruction formats: r-, i-, and j-type instructions (and several other formats for floating point instructions, which are based off of r-type instructions). R-type instructions are primarily computational instructions, while i-type instructions are a mix of memory access, branch, and computation instructions, and j-type instructions are used for setting the program counter to a specific value (like an absolute branch rather than a relative one). The opcode of the instruction determines its type/format, as well as what the processor does. Registers rs and rt are source registers for r-type instructions, and rd is the destination register. For loads and stores, rs is used to determine the RAM address, while rt is either the destination or source (for load or store, respectively).

#### 1.1.1 R-Type Instructions

opcode		rs		rt		$\operatorname{rd}$		shamt		func	
31	26	25	21	20	16	15	11	10	6	5	0

#### 1.1.2 I-Type Instructions

opcode		r	S	r	t	imm		
31	26	25	21	20	16	15	0	

### 1.1.3 J-Type Instructions

### 1.2 Processor Instructions

r32 supports a wide variety of instructions which are listed in Table 1.

CPU Core									
add	addi	addiu							
addu	and	andi							
beq	bgez	bgtz							
blez	bltz	bne							
j	jr	lb							
lbu	lh	lhu							
lui	lw	nor							
or	ori	pref							
$\operatorname{sb}$	sh	sll							
sllv	slt	slti							
sltiu	sltu	sra							
srav	srl	srlv							
$\operatorname{sub}$	subu	sw							
syscall	teq	teqi							
tge	tgei	tgeiu							
tgeu	tlt	tlti							
tltiu	tltu	tne							
$_{ m tnei}$	xor	xori							

_			
	Cl	P1 (FPU	J)
	bc1f	bc1t	ceq
_	cfc1	cle	$\operatorname{clt}$
	ctc1	fabs	fadd
	fdiv	fma	fmul
	fneg	fsqrt	fsub
	lwc1	mfc1	mov
	mtc1	swc1	

Table 1: Supported processor and coprocessor instructions

 $\begin{array}{c|c} \text{CP0} \\ \text{mfc0} & \text{mtc0} \end{array}$ 

### add

000000		rs		$\operatorname{rt}$		rd		00000		100000	
31	26	25	21	20	16	15	11	10	6	5	0
Add instruction (trap on overflow)											
$\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rs}] + \text{Reg}[\text{rt}]$											

### addi

001000		rs		r	t	imm		
31	26	25	21	20	16	15	0	
Add	imme	diate	e (tra	p on	overf	low)		

 $Reg[rt] \leftarrow Reg[rs] + imm^{\pm}$ 

### addiu

001	001001		s	r	t	imm		
31	26	25	21	20	16	15	0	

Add immediate (ignore overflow, note imm is still sign extended) Reg[rt]  $\leftarrow$  Reg[rs] + imm $^\pm$ 

### addu

000000		rs		rt		rd		00000		100001		
31	26	25	21	20	16	15	11	10	6	5	0	
Add	Add instruction (ignore overflow)											

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rs}] + \text{Reg}[\text{rt}]$ 

### and

000000		rs		$\operatorname{rt}$		$_{ m rd}$		00000		100100	
31	26	25	21	20	16	15	11	10	6	5	0
Bitwise logical AND											
D [ 1] D [ ] AMD D [ 1]											

 $Reg[rd] \leftarrow Reg[rs] \ AND \ Reg[rt]$ 

### andi

001100		r	S	r	t	imm			
31	26	25	21	20	16	15	0		
Bitwise logical AND with immediate									

Bitwise logical AND with imm  $Reg[rt] \leftarrow Reg[rs] AND imm^{\emptyset}$ 

### bc1f

010	010001		01000		cc		0	imm		
31	26	25	21	20	16	15	0			
Branch if coprocessor 1 (FPU) false										
$PC \leftarrow (cc = 0)$ ? $PC + offset^{\pm} : PC + 1$										

### bc1t

010	001	010	000	С	c	0	1	imm
31	26	25	21	20	16	15	0	
Bran	ch if	copro	cesso	or 1 (	FPU)	true	;	
$PC \leftarrow$	PC ← (cc		? P(	C + c	offset:	$^{\pm}: P$	$^{\circ}C$ +	- 1

### beq

000	100	r	S	rt		offs	$\operatorname{set}$	
31	26	25	21	20	16	15	0	
Bran	ch if	equal						
PC +	– (rs	= rt	)?P	$C + \epsilon$	offset	$^{\pm}:F$	PC -	+ 1

### bgez

000	001	r	S	00	01	offs	$\operatorname{set}$
31	26	25	21	20	16	15	0
Bran							
PC +	– (rs	$\geq 0$ )	? P(	C + c	offset=	± : P	C +

### bgtz

000	111	r	rs 000		00	offs	set
31	26	25	21	20	16	15	0

Branch if greater than zero

 $PC \leftarrow (rs > 0)$ ?  $PC + offset^{\pm} : PC + 1$ 

### blez

000	110	r	S	00	00	offs	et
31	26	25	21	20	16	15	0
D	ol :f	1000 +	la a ra		1 +		

Branch if less than or equal to zero

 $PC \leftarrow (rs \le 0)$ ?  $PC + offset^{\pm} : PC + 1$ 

#### bltz

000	001	r	s	00	00	offs	et
31	26	25	21	20	16	15	0

Branch if less than zero

 $PC \leftarrow (rs < 0)$ ?  $PC + offset^{\pm} : PC + 1$ 

### bne

000	101	r	s	r	t	offs	et
31	26	25	21	20	16	15	0

Branch if less not equal

 $PC \leftarrow (rs \neq rt)$ ?  $PC + offset^{\pm} : PC + 1$ 

### ceq

010	001	100	10000		ft fs		co	3	0	0	11		0010		
31	26	25	21	20	16	15	11	10	8	7	6	5	4	3	0
T21 4	Elti(1)														

Floating point compare (equal)

 $CCR[cc] \leftarrow (fs = ft) ? 1 : 0$ 

### cfc1

010	001	000	010	r	t	f	s	0000	00000000
31	26	25	21	20	16	15	15 11		0
	_	_			,	_			

Move from floating point (note fs must be 0 or 31)

 $Reg[rt] \leftarrow FCR[fs]$ 

### cle

010	001	100	000	f	it	f	s	co	;	0	0	1	1	11	10
31	26	25	21	20	16	15	11	10	8	7	6	5	4	3	0

Floating point compare (less than or equal to)

 $CCR[cc] \leftarrow (fs \leq ft) \ ? \ 1:0$ 

### $\mathbf{clt}$

010	001	100	000	f	t	f	s	co		0	0	) 11		1100	
31	26	25	21	20	16	15	11	10	8	7	6	5	4	3	0

Floating point compare (less than)

 $CCR[cc] \leftarrow (fs < ft) ? 1 : 0$ 

### ctc1

010	001	003	110	r	t	f	s	00000	000000
31	26	25	21	20	16	15	11	10	0

Move from floating point (note fs=0 or fs=31 are the only valid arguments for fs)

 $FCR[fs] \leftarrow Reg[rt]$ 

### fabs

010	001	100	000	000	000	f	s	fc		000	)101
31	26	25	21	20	16	15	11	10	6	5	0

Floating point absolute value

 $FReg[fd] \leftarrow |FReg[fs]|$ 

### fadd

010	001	100	000	f	t	f	s	fc	l	000	000
31	26	25	21	20	16	15	11	10	6	5	0
Eloot	ing r	oint									

Floating point add

 $FReg[fd] \leftarrow FReg[fs] + FReg[ft]$ 

### fdiv

010	001	100	000	f	t	f	s	fc	l	000	011
31	26	25	21	20	16	15	11	10	6	5	0
Float	ing p	oint	divid	e							

 $FReg[fd] \leftarrow FReg[fs] / FReg[ft]$ 

### fma

010	001	100	000	f	t	f	s	fc	l	010	111
31	26	25	21	20	16	15	11	10	6	5	0

Floating point multiply add

 $FReg[fd] \leftarrow Freg[fd] + FReg[fs] * FReg[ft]$ 

### fmul

010	0001	100	000	f	it	f	s	fc	l	000	010
31	26	25	21	20	16	15	11	10	6	5	0
Floa	Floating point multi		iply								

 $FReg[fd] \leftarrow FReg[fs] * FReg[ft]$ 

### fneg

010	0001	100	000	000	000	f	s	fc	l	000	111
31	26	25	21	20	16	15	11	10	6	5	0
Floa	ting p	oint	negat	ie.							
FRe	g[fd]  led	-F	Reg[fs	s]							

### $\mathbf{f}\mathbf{s}\mathbf{q}\mathbf{r}\mathbf{t}$

	010	001	100	000	000	000	f	s	fc	l	000	100
	31	26	25	21	20	16	15	11	10	6	5	0
F	loat	ing p	oint	squai	e roc	$^{ m t}$						
F	Reg	[fd] ∢	<u> </u>	FReg	$\overline{[fs]}$							

### fsub

	010	001	100	000	f	t	f	s	fc	l	000	0001
	31	26	25	21	20	16	15	11	10	6	5	0
	Float	ing p	oint	$\operatorname{subtr}$	act							
Floating point subtract $FReg[fd] \leftarrow FReg[fs] - FReg[ft]$												

j

0	00	010	jac	ldr		
31	L	26	25	0		
Jur	np	)				
D 0		D 0	1 /01	1	00)	

 $PC \leftarrow PC$  (31 downto 28) & jaddr & "00"

### $\mathbf{jr}$

000	000	r	S	0000000	00000000	001	000
31	26	25	21	20	6	5	0
Jump	regi	ster					
PC +	- Reg	g[rs]					

### lb

100	000	bε	se	r	t	offs	et
31	26	25	21	20	16	15	0
Load	byte						
Reg[1	$[t] \leftarrow$	Men	n[rs +	- imn	$n^{\pm}]^{\pm}$		

### lbu

100	100	ba	ise	r	t	offs	set
31	26	25	21	20	16	15	0
	byte						
Regi	rtl ←	Men	ılrs +	- imn	n±]Ø		

### lh

100	0001	ba	se	r	·t	offset		
31	26	25	21	20	16	15	0	
Load	l halfv	word						
Reg	$[rt] \leftarrow$	Men	n[rs +	- imn	$n^{\pm}$			

### lhu

100	101	ba	se	r	t	offset		
31	26	25	21	20	16	15	0	
Load								
Reg[ı	rt] ←	Men	n[rs +	- imn	$_{1}^{\pm}]^{\emptyset}$			

## lui

001	111	000	000	r	t	imm						
31	31 26		21	20	16	15	0					
Load upper immediate												
$\text{Reg}[\text{rt}] \leftarrow \text{imm \& (15 downto } 0 = \text{; '0}$												

### $l\mathbf{w}$

100	011	bε	ise	r	·t	offs	set					
31	31 26 Load wor		21	20	16	15   0						
Load word												
Reg[1	$Reg[rt] \leftarrow Mem[Reg[base] + imm^{\pm}]$											

## lwc1

100	011	ba	se	r	t	offset						
31	26	25 21		20 16		15   0						
Load word to Coprocessor 1 (FPU)												
FReg	$g[ft] \leftarrow$	- Me	$m[R\epsilon$	g[bas	se] +	imm <sup>2</sup>	±]					

### mfc0

010	000	00000		rt		rd		00000000		sel				
31	26	25	21	20	16	15	11	10	3	2	0			
Move	Move from Coprocessor 0													
Reg[1	$[t] \leftarrow$	CP0	Reg[r	d, se	l]									

### mfc1

010	001	000	000	r	t	f	s	00000	000000
31	26	25	21	20	16	15	11	10	0
Move	from	Cor	roce	sor 1	(Fle	atino	noir	nt)	

Move from Coprocessor 1 (Floating point)

 $\text{Reg}[\text{rt}] \leftarrow \text{FReg}[\text{fs}]$ 

### $\mathbf{mov}$

01	0001	100			00000		fs		1	000110			
31	26	25	21	20	16	15	11	10	6	5	0		
I	Floating point move $FReg[fd] \leftarrow FReg[fs]$												

### mtc0

010	000	00100		r	t	$\operatorname{rd}$		00000000		sel				
31	26	25	21	20	16	15	11	10	3	2	0			
Move	Move to Coprocessor 0													
CP0I	$CP0Reg[rd, sel] \leftarrow Reg[rt]$													

### mtc1

010	001	001	100	r	t	f	s	00000	000000
31	26	25	21	20	16	15	11	10	0
Move	e to C								

 $FReg[fs] \leftarrow Reg[rt]$ 

#### nor

000	000	r	S	r	t	r	d	000	00	100	111	
31	26	25	21	20	16	15	11	10	6	5	0	
Bitwise logical NOR												
Reg[ı	$[d] \leftarrow$	Reg	[rs] N	OR I	Reg[r	t]						

### $\quad \mathbf{or} \quad$

000	000	rs		rt		rd		00000		100101		
31	26	25	21	20	16	15	11	10	6	5	0	
Bitwise logical OR												

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rs}] \text{ OR } \text{Reg}[\text{rt}]$ 

### ori

001	101	r	S	r	t	imm				
31	26	25	21	20	16	15	0			
31 26 25 21 20 16 15 0 Bitwise logical OR with immediate										
Reg[r	[b]	Reg	[rs] C	R im	$\mathrm{m}^{\emptyset}$					

### pref

110	0011	ba	base		000	offset		
31	26	25	21	20	16	15	0	

Prefetch

Transfer data from RAM to cache

### $\mathbf{sb}$

101	.000	base		r	t	offset		
31	26	25 21		20	16	15	0	
Store	e byte	<u>,</u>						

 $Mem[Reg[base] + offset^{\pm}] \leftarrow Reg[rt]$ 

### $\mathbf{sh}$

101	001	base		r	t	offset		
31	26	25	21	20	16	15	0	
C4	1 1.C							

Store halfword

 $\mathrm{Mem}[\mathrm{Reg}[\mathrm{base}] + \mathrm{offset}^{\pm}] \leftarrow \mathrm{Reg}[\mathrm{rt}]$ 

### sll

000	000	000	00000		$\operatorname{rt}$		$\operatorname{rd}$		shamt		000000	
31	26	25	21	20	16	15	11	10	6	5	0	

Logical left shift

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rt}] \text{ ;; shamt}$ 

### sllv

000	000	r	rs		$\operatorname{rt}$		d	00000		000100	
31	26	25	21	20	16	15	11	10	6	5	0
т .	111		C. /	. 11	\						

Logical left shift (variable)

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rt}] \text{ ;; } \text{Reg}[\text{rs}]$ 

### $\mathbf{slt}$

000	000	rs		r	$\operatorname{rt}$		d	00000		101010	
31	26	25	21	20	16	15	11	10	6	5	0

Set if less than (signed comparison)

 $\operatorname{Reg}[\operatorname{rd}] \leftarrow \operatorname{Reg}[\operatorname{rs}] < \operatorname{Reg}[\operatorname{rt}] \ ? \ 1 : 0$ 

### slti

0	01011	ı	'S	r	t	imm		
3	1 26	25	21	20	16	15	0	

Set if less than with immediate (signed comparison)

 $\text{Reg}[\text{rt}] \leftarrow \text{Reg}[\text{rs}] < \text{imm}^{\pm} ? 1 : 0$ 

### sltiu

001	011	r	S	r	t	im	m
31	26	25	21	20	16	15	0

Set if less than with immediate (unsigned comparison, note imm is still sign-extended)

 $\operatorname{Reg}[\operatorname{rt}] \leftarrow \operatorname{Reg}[\operatorname{rs}] < \operatorname{imm}^{\pm} ? 1 : 0$ 

### sltu

000	000	r	S	r	t	r	d	000	00	101	010
31	26	25	21	20	16	15	11	10	6	5	0

Set if less than (unsigned comparison)

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rs}] < \text{Reg}[\text{rt}] ? 1:0$ 

### $\mathbf{sra}$

	000	000	000	000	r	t	r	d	sha	$\mathrm{mt}$	000	0011
_	31	26	25	21	20	16	15	11	10	6	5	0

Arithmetic right shift

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rt}] \ \text{$;$} \ \text{shamt}$ 

### $\mathbf{srav}$

000	000	r	S	r	t	r	d	000	00	000	111
31	26	25	21	20	16	15	11	10	6	5	0

Arithmetic right shift (variable)

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rt}] \ \text{$\downarrow$} \ \text{Reg}[\text{rs}]$ 

### srl

000	000	000	000	r	·t	r	d	sha	$\operatorname{mt}$	000	010
31	26	25	21	20	16	15	11	10	6	5	0
т .	1 .	1 / 1	· C1								

Logical right shift

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rt}] \ \text{$\sharp$} \ \text{$\sharp$} \ \text{shamt}$ 

### $\mathbf{srlv}$

000000		rs		rt		rd		00000		000110	
31	26	25	21	20	16	15	11	10	6	5	0

Logical right shift (variable)

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rt}] \ \text{i.i.} \ \text{Reg}[\text{rs}]$ 

### $\mathbf{sub}$

	000000		rs		$\operatorname{rt}$		$_{\mathrm{rd}}$		00000		100010	
	31	26	25	21	20	16	15	11	10	6	5	0
K	Subtract (trap on o			erflo	w)							

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rs}] - \text{Reg}[\text{rt}]$ 

### subu

000	000		S	r	t	r	d	000	00	100	011
31	26	25	21	20	16	15	11	10	6	5	0

Subtract (ignore overflow)

 $\text{Reg}[\text{rd}] \leftarrow \text{Reg}[\text{rs}] - \text{Reg}[\text{rt}]$ 

#### $\mathbf{S}\mathbf{W}$

10	1011	base		r	t	offset	
31	26	25	21	20	16	15	0

Store word

 $Mem[Reg[base] + offset^{\pm}] \leftarrow Reg[rt]$ 

### swc1

101	.011	base		r	t	offs	offset		
31	26	25	21	20	16	15	0		

Store word from Coprocessor 1 (FPU)

 $Mem[Reg[base] + offset^{\pm}] \leftarrow FReg[ft]$ 

### syscall

000000		coc	de	001100		
31	26	25	6	5	0	

System call

Causes system call exception, transferring control to exception handler. The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

### teq

000	000	r	S	r	t	co	de	110	100
31	26	25	21	20	16	15	6	5	0

Trap if equal

Traps if Reg[rs] = Reg[rt]. The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

### teqi

0	00001	1	rs		100	im	imm	
3	1 26	25	21	20	16	15	0	

Trap if equal with immediate

Traps if  $Reg[rs] = imm^{\pm}$ . The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

### tge

000	000	rs		$\operatorname{rt}$		$\operatorname{code}$		110000	
31	26	25	21	20	16	15	6	5	0

Trap if greater than or equal to

Traps if  $Reg[rs] \ge Reg[rt]$ . The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

### tgei

0	00001	1	rs		000	im	imm	
3	1 26	25	21	20	16	15	0	

Trap if greater than equal to with immediate

Traps if  $\text{Reg}[\text{rs}] \geq \text{imm}^{\pm}$ . The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

### tgeiu

	000001		rs		010	001	imm	
•	31	26	25	21	20	16	15	0

Trap if greater than equal to with immediate (unsigned comparison, note imm is still sign-extended)

Traps if  $\text{Reg}[\text{rs}] \geq \text{imm}^{\pm}$ . The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

#### tgeu

000000		rs		$\operatorname{rt}$		code		110001	
31	26	25	21	20	16	15	6	5	0

Trap if greater than or equal to (unsigned comparison)

Traps if  $Reg[rs] \ge Reg[rt]$ . The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

### tlt

000000		rs		rt		code		110010	
31	26	25	21	20	16	15	6	5	0

Trap if less than

Traps if Reg[rs] < Reg[rt]. The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

#### tlti

000001		rs		010	010	imm	
31	26	25	21	20	16	15	0

Trap if less than with immediate

Traps if Reg[rs] < imm<sup>±</sup>. The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

### tltiu

000001		rs		010	)11	imm	
31	26	25	21	20	16	15	0

Trap if less than with immediate (unsigned comparison, note imm is still sign-extended)

Traps if Reg[rs] < imm<sup>±</sup>. The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

### tltu

0	000000		rs		$\operatorname{rt}$		code		110011	
3	1 '	26	25	21	20	16	15	6	5	0

Trap if less than (unsigned comparison)

Traps if Reg[rs] < Reg[rt]. The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

#### tne

000000		rs		$\operatorname{rt}$		code		110110	
31	26	25	21	20	16	15	6	5	0

Trap if not equal

Traps if  $Reg[rs] \neq Reg[rt]$ . The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

#### tnei

000001		rs		013	110	imm	
31	26	25	21	20	16	15	0

Trap if not equal with immediate

Traps if  $\text{Reg}[\text{rs}] \neq \text{imm}^{\pm}$ . The code field is ignored by hardware but can be retrieved by the exception handler from the instruction stored in memory

#### xor

000000		rs		$\operatorname{rt}$		$\operatorname{rd}$		00000		100110	
31	26	25	21	20	16	15	11	10	6	5	0

Bitwise logical XOR

 $Reg[rd] \leftarrow Reg[rs] XOR Reg[rt]$ 

#### xori

001110		r	S	r	t	imm	
31	26	25	21	20	16	15	0

Bitwise logical AND with immediate Reg[rt]  $\leftarrow$  Reg[rs] XOR  $\mathrm{imm}^{\emptyset}$ 

### 2 Memory

Memory information

### 2.1 SDRAM

#### 2.1.1 What is SDRAM?

SDRAM stands for Synchronous DRAM, or Synchronous Dynamic Random Access Memory. SRAM, or Static Random Access Memory, the fast style of memory found in cache memory on the CPU die, is made up of transistors that form a circuit that has similar behavior to a latch or flip-flop. DRAM and SDRAM, however, use small capacitors to store each bit, and as a result, DRAM-style memories are much cheaper per byte than SRAM. Because DRAM uses capacitors to store data, each bit must be refreshed frequently to maintain its state. Fortunately, SDRAM modules have control circuitry that automates a lot of the maintainance tasks surrounding DRAM, so memory controllers that interface with SDRAM aren't as difficult to design. That being said, SDRAM presents a far more complex interface than SRAM. One of the first confusing things for beginners is how SDRAM can have millions of addresses, despite a 12- or 13-bit address ( $2^{13} = 8192$  or 8K). In order to access a word of data in SDRAM, one must first activate a row in a bank, and then supply a column address to access a byte when reading. This essentially doubles the 12 or 13 bits of address, allowing for the user to access millions of separate addresses. One of the neat things about SDRAM that allows it to perform very well despite large latencies (which increase at higher clock frequencies) is its capability to burst. The particular SDRAM on the minispartan6+ development board used to develop the r32 allows for 1-word, 2-word, 4-word, 8-word, and full-page (512-word) bursts. Because the r32 specifies a caching hierarchy, the memory controller uses a 512-word burst to maximize bandwith. By only reading or writing to RAM when a cache miss occurs, the controller logic is greatly simplified.

#### 2.1.2 Finite State Machine

At the heart of the SDRAM controller is a Finite State Machine, or FSM. Figure 2 shows the 2nd (current) revision of the SDRAM state machine used to drive the controller. The green states indicate states in which data is being transferred (read/written). First, the SDRAM is initialized (blue states). The datasheet for the SDRAM chip specifies a  $200\mu s$  startup where all control signals must be held constant. This is achieved by using a counter that counts from  $200,000/t_{ck}$  to 0 where  $t_{ck}$  is the period of the clock (ns). The rest of the delays are implemented the same way. The loopback state transitions labeled  $t_{rp}$ ,  $t_{mrd}$ ,  $t_{rp}$ , etc. are timing constraints specified in the SDRAM datasheet.




Figure 2: SDRAM Finite State Machine

### 2.1.3 FIFOs

In order to maximize cache efficiency, I have added FIFO queues to the data input and output on the SDRAM controller. This allows the cache to quickly free up a line that has old data in it by writing the evicted data to a buffer without waiting for the controller to be ready to write. The FIFO on the output of the controller achieves a similar goal, alllowing the SDRAM controller to read from the SDRAM uninterrupted and write all of the read data to the buffer. In addition to buffering data, I also use a small FIFO as a "request" queue. This allows the CPU cache logic to make requests to read or write to SDRAM, even if the SDRAM controller is currently accessing the SDRAM. The CPU cache can request to write data and begin to write data into the transmit FIFO while the SDRAM controller is still busy processing a previous read or write request, and then proceed to manage the cache until it the data is ready. Originally, all FIFO queues were synchronous, with a single clock for both enqueue and dequeue operations. However, I decided that in order to test that the burst was working properly, I should add dual-clock or asynchronous FIFOs so that I can read data out very slowly (i.e. a human can see the contents of each memory location with 8 leds) from the data out queue.

# 3 I/O

I/O information