Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

add support for rve #280

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

liweiwei90
Copy link

This PR adds support for rve, if rve is enabled:

  • disable the handling of upper registers
  • change the syscall number to register t0

@aswaterman
Copy link
Collaborator

Is there an RVE ABI that specifies the syscall number comes in t0? It is a reasonable choice, but I want to make sure it is written down somewhere before adding software support for it.

@liweiwei90
Copy link
Author

liweiwei90 commented Jul 6, 2022

Sorry for late reply. I didn't find any spec to write this. I just found this in a closed issue(riscv-non-isa/riscv-elf-psabi-doc#11).

Is there an RVE ABI that specifies the syscall number comes in t0? It is a reasonable choice, but I want to make sure it is written down somewhere before adding software support for it.

@aswaterman
Copy link
Collaborator

OK, I propose we leave this PR open until there is a written RV32E syscall ABI.

@liweiwei90
Copy link
Author

OK, I propose we leave this PR open until there is a written RV32E syscall ABI.

OK.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants