Skip to content
Pro
Block or report user

Report or block aswaterman

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Organizations

@ucb-bar @riscv @sifive @freechipsproject @chipsalliance
Block or report user

Report or block aswaterman

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Popular repositories

  1. Original RISC-V 1.0 implementation. Not supported.

    Verilog 15 7

  2. Forked from coreboot/coreboot

    github mirror of coreboot.org's master repository

    C 1

  3. Forked from ccelio/Speckle

    A wrapper for the SPEC CPU2006 benchmark suite.

    Shell

  4. Forked from ihji/sbt-antlr4

    Scala

1,667 contributions in the last year

Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Mon Wed Fri

Contribution activity

November 2019

Created a pull request in riscv/riscv-isa-sim that received 5 comments

Add --priv command-line option to set which privilege modes are available

Valid options are --priv=msu (the default), --priv=mu, and --priv=m.

+106 −31 5 comments
17 contributions in private repositories Nov 1 – Nov 5

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.