Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Use riscv32-unknown-elf-objcopy to generate Verilog memory init files instead of octal dump (od) #35

Merged
merged 1 commit into from
Feb 2, 2024

Use riscv32-unknown-elf-objcopy to generate Verilog memory init files…

9f5ec1c
Select commit
Loading
Failed to load commit list.
Merged

Use riscv32-unknown-elf-objcopy to generate Verilog memory init files instead of octal dump (od) #35

Use riscv32-unknown-elf-objcopy to generate Verilog memory init files…
9f5ec1c
Select commit
Loading
Failed to load commit list.

There are no checks for this commit