Skip to content
View riscv-steel's full-sized avatar

Block or report riscv-steel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
riscv-steel/README.md


RISC-V Steel

RISC-V Steel is a microcontroller design developed in Verilog that implements the RV32I instruction set of RISC-V. It is designed for easy, seamless integration into embedded systems, systems-on-chip (SoC), and FPGA designs, facilitating the rapid development of innovative RISC-V applications.

RISC-V Steel can run real-time operating systems such as FreeRTOS, as well as bare-metal embedded software. Its design includes components such as memory, timers, and interfaces for UART, GPIO, and SPI communication, enabling RISC-V Steel to integrate with a variety of sensors and actuators commonly used in embedded applications.

Check out RISC-V Steel Documentation.

Get Started

The quickest way to get started is to implement one of the example projects on your FPGA. Check it out:

See the User Guide to learn how to create your own applications.

License

RISC-V Steel is distributed under the MIT License.

Need help?

Please open a new issue.

Pinned Loading

  1. riscv-steel riscv-steel Public

    RISC-V 32-bit microcontroller developed in Verilog

    Verilog 153 19

  2. riscv-arch-test riscv-arch-test Public

    Forked from riscv-non-isa/riscv-arch-test

    Architectural Tests for RISC-V Steel Processor Core IP

    Assembly 2