Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Translate items-as-lvals correctly. #90

Closed
froystig opened this issue Jun 29, 2010 · 2 comments
Closed

Translate items-as-lvals correctly. #90

froystig opened this issue Jun 29, 2010 · 2 comments

Comments

@froystig
Copy link
Contributor

See XFAILed test at run-pass/fn-lval.rs for an example. Items are sometimes treated as lvals and need to be translated as such, for instance when function items are used as values.
@pcwalton
Copy link
Contributor

Workaround: "auto f = id;"

@graydon
Copy link
Contributor

graydon commented Jan 27, 2011

WONTFIX (not required for bootstrapping)

@evanmcc evanmcc mentioned this issue Apr 3, 2012
Closed
keeperofdakeys pushed a commit to keeperofdakeys/rust that referenced this issue Dec 12, 2017
@alexcrichton
Merge pull request rust-lang#90 from alexcrichton/more-constants
47f1439 
Add some constants for learning about cpus
kazcw pushed a commit to kazcw/rust that referenced this issue Oct 23, 2018
@gwenn @alexcrichton
Avx (rust-lang#90)
f3f5a9c 
* avx: _mm256_andnot_pd, _mm256_andnot_ps

* avx: _mm256_blendv_pd

* avx: _mm256_blend_pd with no assert_instr

With assert_instr: too many instructions in the disassembly

* avx: _mm256_blendv_ps

* avx: _mm256_hadd_pd

* avx: _mm256_hadd_ps

* avx: _mm256_hsub_pd

* avx: _mm256_hsub_ps

* avx: _mm256_xor_pd

* avx: _mm256_xor_ps

* avx: _mm256_cvtepi32_pd

* avx: _mm256_cvtepi32_ps

* avx: _mm256_cvtpd_ps

* avx: _mm256_cvtps_epi32

* avx: _mm256_cvtps_pd

* avx: _mm256_cvttpd_epi32

* avx: _mm256_cvtpd_epi32

* avx: replace simd_cast by proper instrunction

* avx: _mm256_cvttps_epi32

* avx: _mm256_extractf128_ps, _mm256_undefined_ps

* avx: _mm256_extractf128_pd, _mm256_undefined_pd

* avx: _mm256_extractf128_si256, _mm256_undefined_si256

* avx: _mm256_extract_epi8

* avx: _mm256_extract_epi16

* avx: _mm256_extract_epi32

* avx: _mm256_extract_epi64

* avx: _mm256_zeroall

* avx: _mm256_zeroupper

* avx: _mm256_permutevar_ps

* avx: _mm_permutevar_ps

* avx: replace simd_cast by as_*

* avx: _mm256_permute_ps

* avx: _mm256_dp_ps

* avx: _mm256_shuffle_pd

* avx: _mm256_shuffle_pd, wrong instruction generated

* implement _mm256_hadd_ps and _mm256_hadd_pd

* avx: implement _mm256_hsub_pd and _mm256_hsub_ps

* assert_instr: raise the limit up to 30 instructions
dlrobertson pushed a commit to dlrobertson/rust that referenced this issue Nov 29, 2018
@steveklabnik
Merge pull request rust-lang#90 from brauliobz/grammar_visibility
3791cdf 
Added visibility grammar
eddyb pushed a commit to eddyb/rust that referenced this issue Jun 30, 2020
@ibabushkin
Switched to cargo's Source::download_now.
5e17913 
Closes rust-lang#90.

Instead of rolling our own, complicated, download machinery, we now
reuse a bit mroe code from cargo.
@Amanieu Amanieu mentioned this issue Jun 12, 2023
Open
vadorovsky pushed a commit to vadorovsky/rust that referenced this issue May 15, 2024
@LucasSte
[SOL] Set 32 bits for SBF minimum enum size (rust-lang#90)
6cc5efc
This issue was closed.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
3 participants
@graydon @froystig @pcwalton