# **SAQUIB AHMAD SIDDIQUI**

480.512.2671 • sasiddi8@asu.edu • https://saquibahmad01.github.io • https://tinyurl.com/yckqpqz2

#### **EDUCATION**

#### Ph.D., Computer Engineering;

2020-2024(Expected)

GPA: 4.00/4.00

Arizona State University(ASU), Tempe, AZ

Advisor: Dr. Daniel Bliss

Master's Thesis: Hardware Implementation and Analysis of Temporal Interference Mitigation: A High-Level Synthesis

Based Approach, M.S. Conferred in August 2020

#### B.TECH, Electronics and Communication Engineering;

2014-2018

Jamia Millia Islamia(JMI), New Delhi

#### **TECHNICAL SKILLS**

Machine Learning and Data Processing Tools: Tensorflow, Keras, Pytorch, Slurm, Bash

**Design and Applications:** Synopsys VCS, High-Level Synthesis, Design Compiler, gem5, LLVM, OpenCL, Simulink, Xilinx SDx **Programming:** C, System C, C++, Python, Java, Verilog, Tcl, MATLAB

**Relevant Coursework:** Hardware Acceleration and FPGA Computation, Mobile Systems Architecture, Advanced Computer Architecture, Statistical Machine Learning, Computation Image Understanding and Pattern Analysis.

Other: Git, Linux, LaTeX

FPGA Experience: Xilinx Zync 702, 706, ZCU 102, VCU 128, HTG 960, Synopsys HAPS 100

PROFESSIONAL EXPERIENCE

### **ASU WISCA, Graduate Research Assistant**

8/2019-Present

- Hardware implementation and application mapping of RF spectral convergence system receiver using Field-Programmable Gate Arrays(FPGA) based emulation
- Programming of Domain adaptive systolic array processors for communication and radar system applications
- Algorithm and hardware kernel development for Domain-Focused Advanced Software-Reconfiguration Heterogeneous (DASH) Domain-Specific System-on-Chip (DSSoC) research program
- Computational Precision and Dynamic Range Analysis of Interference Mitigation for Efficient Hardware Implementation onto FPGAs using High-Level Synthesis.

## Information Sciences Institute(ISI)-USC, Visiting Research Assistant

6/2019-8/2019

- Worked with the Reconfigurable Computing group advised by Dr. Vivek Venugopalan.
- Software development and optimization of sensor fusion and image processing algorithm followed by hardware mapping to FPGA using Xilinx's SDSoC tool. Implemented an optimized streaming implementation that used high caching to give a significant performance improvement against even GPU and real time fps(50).

#### IIIT Delhi, Research Intern

5/2017 – 6/2017

• Worked on image and video processing for multimedia security and forensics at Cybersecurity Education and Research Centre.

#### **ACADEMIC PROJECTS**

## ASU, FPGA Accelerator for QR factorization

Fall 2020

Data type optimized hardware accelerator designed for QR factorization using Modified Gram-Schmidt method.
Fully feed forward architecture with throughput of 1.15 GOPS achieved.

# **ASU, Hardware implementation of Geometric Series**

Fall 2020

Folded and unfolded implementation with use of interleaving with peak throughput of 1Msamples/s

#### ASU, Energy-Delay Characterization of 64-bit fixed point ALU in 28nm CMOS technology

Fall 2020

 Generated RTL and HDL test bench using Simulink HDL Workflow and then performed sizing, threshold and supply voltage optimizations. Comparative study to find out the optimal optimization combinations based on energy-delay models

# ASU, Text to image synthesis using Generative Adversarial Networks(GANs)

Fall 2019

• Using existing Deep Convolution GANs(DCGANs) architecture along with matching aware discriminator and training with manifold interpolation. Implemented both using Tensorflow and Pytorch.

#### **ASU, Cache Replacement and Branch Prediction Policy**

Spring 2019

• Implemented Signature-based Hit Predictor policy(SHiP) using SRRIP and global-history Divide-and-Conquer(gDAC) branch prediction.gem5 was used for simulation purposes.

# **PUBLICATIONS**

- O.Iqbal, S. Siddiqui et al. "Design and FPGA Implementation of an Adaptive Video Subsampling Algorithm for Energy-Efficient Single Object Tracking", 2020, IEEE International Conference on Image Processing
- V.Menon, S.Siddiqui et al. "Design and Performance Evaluation of Multispectral Sensing Algorithms on CPU, GPU and FPGA", 2021, IEEE Aerospace Conference
- D. W. Bliss, [et al, including **S.Siddiqui**.] "Enabling Software-Defined RF Convergence with a Novel Coarse-Scale Heterogeneous Processor," 2022 IEEE International Symposium on Circuits and Systems (ISCAS)
- **S.Siddiqui**, A. Dutta et al. "Hardware Implementation of RF Spectral Convergence System on DASH SoC", Accepted to 2023 IEEE Asilomar Conference on Signals, Systems, and Computers