This is just a quick sketch of a differential analyzer for an FPGA. Currently it just does basic Euler integration to solve the differential equation dy/dt = y. I hope to revisit and extend this in the future, optimistically to compile some declarative representation of ODEs to Verilog.
-
Notifications
You must be signed in to change notification settings - Fork 0
saulfield/dda
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Digital differential analyzer proof of concept
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published