256-bit

In <u>computer architecture</u> **256-bit** <u>integers</u>, <u>memory addresses</u>, or other <u>data</u> units are those that are 256 <u>bits</u> (32 octets) wide. Also, 256-bit CPU and ALU architectures are those that are based on registers, address buses, or data buses of that size.

There are currently no mainstream general-purpose <u>processors</u> built to operate on **256-bit** integers or addresses, though a number of processors do operate on 256-bit data. CPUs featur&IMD instruction sets (<u>Advanced Vector Extensions</u> and the <u>FMA instruction set</u> etc.) where 256-bit vector registers are used to store several smaller numbers, such as eight 32-bit <u>floating-point</u> numbers, and a single instruction can operate on all these values in parallel. However, these processors do not operate on individual numbers that are 256 binary digits in length, only theiregisters have the size of 256-bits. Binary digits are found together in 128-bit collections.

Contents

Uses

History

See also

References

Uses

- 256 bits is a common<u>key size</u> for <u>symmetric ciphers</u> in <u>cryptography</u>, such as Advanced Encryption Standard
- Modern GPU chips move data across a 256-bit memory bus.
- 256-bit processors could be used for addressing directly up to 2⁵⁶ bytes. Already 2¹²⁸ (128-bit) would greatly exceed the total data stored on Earth as of 2010, which has been estimated to be around 1.2 zettabytes (over 2⁷⁰ bytes).^[1]
- The Efficeon processor was Transmeta's second-generation 256-bit VLIW design which employed a software engine to convert code written for x86 processors to the native instruction set of the chip. [2][3]
- Increasing the word size can accelerate multiple precision mathematical libraries. Applications include cryptography.
- Researchers at the University of Cambridge use a 256-bit capability pointer, which includes capability and addresing information, on their CHERI capability system^[4]



Laptop computer using an Eficeon processor

History

The <u>DARPA</u> funded Data-Intensive Architecture (DIVA) system incorporated <u>processor-in-memory</u> (PIM) 5-stage <u>pipelined</u> 256-bit datapath, complete with register file and ALU blocks in a "WdeWord" processor in 2002^[5]

See also

- Berkeley IRAM project
- Computational RAM

References

- 1. Rich Miller (May 2010). "Digital Universe nears a Zettabyte" (http://www.datacenterknowledge.com/archives/2010/0 5/04/digital-universe-nears-a-zettabyte/) *The Guardian*. datacenterknowledge.com Retrieved 16 September 2010.
- 2. Transmeta Efficeon TM8300 Processor(http://datasheets.chipdb.org/Tansmeta/pdfs/brochures/efficeon_tm8300_processor.pdf)
- 3. <u>Transmeta Unveils Plans for TM8000 Procesor (http://www.pcworld.com/article/101516/transneta_unveils_plans_for_tm8000_processorhtml)PCWorld Martyn Williams, IDG News 29 May 2002</u>
- 4. Robert N.M. Watson; Peter G. Neumann Jonathan Woodruff; Jonathan Anderson; Ross Anderson; Nirav Dave; Ben Laurie; Simon W. Moore; Steven J. Murdoch; Philip Paeps; Michael Roe; Hassen Saidi. CHERI: a research platform deconflating hardware virtualization and protection (http://www.csl.sri.com/users/neumann/2012esolve-cheri.pdf) (PDF). Unpublished workshop paper for RESol/E'12, March 3, 2012, London, UK SRI International Computer Science Laboratory
- 5. Implementation of a 256-bit WideWord Processor for the Data-Intensive Architecture (DIXA) Processing-In-Memory (PIM) Chip (http://atrak.usc.edu/~changk/publications/esscirc02.pdf)

Retrieved from 'https://en.wikipedia.org/w/index.php?title=256-bit&oldid=80346201'8

This page was last edited on 2 October 2017, at 17:56(UTC).

Text is available under the <u>Creative Commons Attribution-ShareAlike Licenseadditional terms may apply By using this site, you agree to the <u>Terms of Use and Privacy Policy.</u> Wikipedia® is a registered trademark of the <u>Wikimedia Foundation, Inc.</u>, a non-profit organization.</u>