




RTL Simulation in Xilinx ISE




Verification using VMM




Gate Level Netlist Synthesis using Cadence Genus



Timing Report with slack of +9.2ns



Power Report using genus



Floorplan->Powerplan->Placement->CTS->Route in Cadence Innovus