You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
After running make and compiling some programs for RISCV and trying to run them, I get errors. When running these programs on the linux kernel through spike, I get the trap_illegal_instruction and trap_instruction_access_fault, and the programs stop working. I am running spike with -p2 processors.
The instructions that result in trap_illegal_instruction are:
csrr
fsd
fld
When the second core, core 1, starts running, it runs for a bit, then does the mret instruction, and immediately after this it gets stuck on the trap_instruction_access_fault exception. The full error is:
core 1: exception trap_instruction_access_fault, epc 0x0000000000000000
core 1: badaddr 0x0000000000000000
It continues like this until I CTRL+C.
Any ideas how to fix this? I would like to get some memory traces from a shared memory program, to be able to test a cache coherence protocol I am designing for a computer with a RISCV core.
The text was updated successfully, but these errors were encountered:
After running make and compiling some programs for RISCV and trying to run them, I get errors. When running these programs on the linux kernel through spike, I get the trap_illegal_instruction and trap_instruction_access_fault, and the programs stop working. I am running spike with -p2 processors.
The instructions that result in trap_illegal_instruction are:
csrr
fsd
fld
When the second core, core 1, starts running, it runs for a bit, then does the mret instruction, and immediately after this it gets stuck on the trap_instruction_access_fault exception. The full error is:
core 1: exception trap_instruction_access_fault, epc 0x0000000000000000
core 1: badaddr 0x0000000000000000
It continues like this until I CTRL+C.
Any ideas how to fix this? I would like to get some memory traces from a shared memory program, to be able to test a cache coherence protocol I am designing for a computer with a RISCV core.
The text was updated successfully, but these errors were encountered: