

@odin**the**nerd

– not the god




@odintherd





– not the god



@odinthenerd





Race conditions





Threading

```
int main()
{
    int bla;
    do_stuff();
    do_nothing();
    return 0;
}
```



Multicore

```
int main()
{
    int bla;
    do_stuff();
    do_nothing();
    return 0;
}
```

```
void thready_kruger(){
    do_bad_stuff();
    look_scary();
    do_evil_stuff();
    brush_teeth();
    do_taxes();
}
```



Multicore

```
int main()
{
    int bla;
    do_stuff();
    do_nothing();
    return 0;
}
```

```
void thready_kruger(){
    do_bad_stuff();
    look_scary();
    do_evil_stuff();
    brush_teeth();
    do_taxes();
}
```




Context switching

```
int main()
{
    int bla;

    do_stuff();
    do_nothing();

    return 0;
}
```

```
void threaddy_kruger(){
    do_bad_stuff();

    look_scary();
    do_evil_stuff();
    brush_teeth();
    do_taxes();
}
```



Context switching

```
int main()
{
    int bla;

    do_stuff();

    do_nothing();

    return 0;
}
```


```
void threaddy_kruger(){

    do_bad_stuff();
    look_scary();

    do_evil_stuff();
    brush_teeth();
    do_taxes();
}
```



Lib c - an adopter pattern for hardware





Interrupts (preemptive run to completion)

```
int main()
{
    int bla;



    do_stuff();
    do_nothing();
    return 0;
}
```

```
void threaddy_kruger(){
    do_bad_stuff();
    look_scary();
    do_evil_stuff();
    brush_teeth();
    do_taxes();
}
```



Interrupts share stack




Interrupts share stack






Interrupts share stack



Interrupts share stack



Interrupts share stack



Signals share stack






ldrex strex

```
LDREX R1, [R0]  
STREX R2, R1, [R0]
```


Idrex strex




Idrex strex




Idrex strex




Idrex strex




Idrex strex




Idrex strex





Idrex strex



Idrex strex









17.4.1 TIM1 and TIM8 control register 1 (TIMx_CR1)

Address offset: 0x00

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						CKD[1:0]		ARPE	CMS[1:0]		DIR	OPM	URS	UDIS	CEN
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 0 **CEN**: Counter enable

0: Counter disabled

1: Counter enabled

Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.

@odinthenerd

- Github.com
- Twitter.com
- Gmail.com
- Blogspot.com
- LinkedIn.com
- Embo.io