Computer Organisation and Architecture

CS31007 Assignment-1 Report

Ashwani Kumar Kamal (20CS10011)

October 31, 2022

1 Problem Statement

- 1. Study the one instruction CPU ISAs and select one.
- 2. Code one multiplication or division routine using the chosen instruction.
- 3. Design the CPU data paths for your one instruction CPU.
- 4. Develop the controller specifications to orchestrate the data path components so that the required instruction is properly executed.

1.1 Marking Guidelines

For each of the items listed below full marks are awarded if the feature is satisfied, otherwise none (0 marks).

Table 1:

Tuble 1.					
Action					
Chosen instruction is explained					
Chosen multiply/divide routine is explained					
Chosen multiply/divide routine is coded for the one instruction CPU					
CPU data paths are represented diagrammatically with appropriate labels	10				
Controller requirements for orchestrating the data path components					
Total Marks	35				

2 Solution

2.1 subneg

The subneg instruction, also called SBN, is defined similarly to subleq

Algorithm 1 subneg a, b, cRequire: c should be a valid jump label $M[b] \leftarrow M[b] - M[a]$ if M[b] < 0 then goto cend if

2.2 Multiplication routine

Multiplication can be realized using repetitive addition.

- Say the integers are in registers *a* and *b*.
- One of them, say, b can be used as a counter. (Negate both a and b if b < 0).
- Increment a zeroed out register *c* by *a*, exactly *b* times.


```
Algorithm 2 Multiplication routine using repetitive addition\triangleright c will contain a \times bRequire: a and b contain integers to be multiplied.\triangleright c will contain a \times bif b < 0 thenb \leftarrow -ba \leftarrow -aend ifc \leftarrow 0while b > 0 doc \leftarrow c + ab \leftarrow b - 1end while
```

Algorithm 3 Multiplication routine using subneg instruction

```
Require: Mem[k] should contain value 1
                                      # z <- 0
      subneg z z
      subneg z b negate_b
                                      # check for b < 0
                                      # unconditional jump to start
      subneg k z start
 negate_b:
                                      \# z < - (-b)
      subneg b z
                                      # b <- 0
      subneg b b
                                      # y <- 0
      subneg y y
                                      # y <- b
      subneg z y
      subneg y b
                                      # b <- (-b)
                                      # z <- 0
      subneg z z
 negate_a:
                                      \# z < - (-a)
      subneg a z
                                      # a <- 0
      subneg a a
                                      # y <- 0
      subneg y y
                                      # y <- a
      subneg z y
      subneg y a
                                      # a <- (-a)
 start:
                                      # z <- 0
      subneg z z
                                      # y <- 0
      subneg y y
                                      # c <- 0
      subneg c c
 mult:
      subneg a y
                                      # y <- (-a)
                                      # c <- c + a
      subneg y c
      subneg k b exit
                                      # b <- b - 1
      subneg k z mult
                                      # unconditional jump to mult
 exit:
                                      # c <- c - a
      subneg a c

ightharpoonup \operatorname{Mem}[c] contains the value \operatorname{Mem}[a] \times \operatorname{Mem}[b]
```

2.3 Datapath components



- Instruction Format: $[R_1 | R_2 | jmpAddr]$
- PC is incremented by 4 or by the jmpAddr using a MUX
- ALU subtractor is used to output difference of two values, at the same time controlling the *PC* using *signFlag* which is 1 when difference is negative
- There are 6 control signals namely-
 - *wPC*: write to Program Counter
 - wIR: write to Instruction Register
 - AdSel: Instruction register selection line
 - DataWrite: write to data memory
 - wRL_1 : write to register data buffer RL_1
 - wRL_2 : write to register data buffer RL_2

2.4 Controller specifications

The Control Unit has a 2-bit counter has input which controls all the signals. It serves as the state machine to output which control line to use.

The following table describes control values at different values of 2-bit cnt

Table 2:

2-bit cnt	wIR	wPC	wRL ₁	wRL ₂	DataWrite	AdSel
00	1	0	0	0	0	0
01	0	0	0	1	0	0
10	0	0	1	0	0	1
11	0	1	0	0	1	0

- 2-bit cnt = 00
 - This is the fetch stage
 - Instruction is loaded
- 2-bit cnt = 01
 - Data from R_2 is stored in RL_2
- 2-bit cnt = 10
 - Data from R_1 is stored in RL_1 using AdSel line
- 2-bit cnt = 11
 - Data computed in ALU
 - New output written to Data memory
 - PC incremented accordingly