

## Laboratory 1

Dr Andreas Schwarzbacher

[andreas.schwarzbacher@dit.ie](mailto:andreas.schwarzbacher@dit.ie)

Laboratory: Basic Design Flow

September 2018

## Comparator

- In this laboratory, the Vivado Design Environment will be used to design, simulate and synthesise a digital comparator circuit
- Finally, the functionality of the finished design will be tested by implementing it and programming it onto the Artix-7 FPGA of the Digilent Basys3 board

## Learning Objectives



In this laboratory, you will:

- Create VHDL design source code
- Create a VHDL simulation code to test the design
- Implement the design on the Basys 3 development board based on Artix-7 FPGA
- Apply signals to the board via the switches to confirm that the design works as planned

3

## An Analogue Comparator


- The output of an analogue comparator is high when the input signal equals or exceeds the reference signal



4

## A Digital Comparator

- A 1-bit digital comparator provides an “1” output when inputs A and B are equal  
i.e. two “1’s” or two “0’s”




A	B	EQ
0	0	1
0	1	0
1	0	0
1	1	1

5


## YouTube – Look at old work flow (ver. 2016.2)

- Take a look at the following video to get oriented on the work flow.
- <http://www.youtube.com/watch?v=ShjXQdKdxsE>




6

## Create a new project




7

## Create a new project




8

## Select a project name and location




9

## Select Register-Transfer Level (RTL) project




10

## Create a source file




11

## Create a source file





12

A constraints (.cdx) file will be created later




13

Select the Basys3 board type




14

## Note project summary



15


## Set the port names and directions



16




## Design environment




17

## Define comparator behaviour




18

## Create a “testbench” simulation source file




19

## Create testbench source file: “Compare\_TB”




20

## Create testbench source file: “Compare\_TB”




21

## Set I/O Ports of the testbench



22


## Testbench code



Use following steps to **replace** this VHDL simulation code

23

## Copy **design source** code to clipboard




Copy **design source** code from Compare.vhd file

24

# Generate testbench VHDL code

Use online VHDL Testbench Editor to generate code


- [https://www.doulos.com/knowhow/perl/testbench\\_creation/](https://www.doulos.com/knowhow/perl/testbench_creation/)



Paste the **design source code** (Compare.vhd) into the online editor. Generate new VHDL simulator code for testing the design.

25


## Copy testbench VHDL code



Highlight and copy this sub-section of the VHDL simulator code from the online Testbench generator

26


## Paste testbench VHDL code



Replace Vivado VHDL simulator code (Compare\_TB.vhd) with simulation code from the online Testbench generator

27

## Edit testbench VHDL code



Add the following stimulus code into the **Compare\_TB.vhd** source:

```
A <= '0';
B <= '0';
wait for 10 ns;
```


```
A <= '0';
B <= '1';
wait for 10 ns;
```

```
A <= '1';
B <= '0';
wait for 10 ns;
```

```
A <= '1';
B <= '1';
wait for 10 ns;
```


28

## Simulation settings: runtime 100 ns




29

## Run behavioural simulation




30

## Zoom-fit the simulation results



31

## Check the simulation with a marker




A	B	EQ
0	0	1
0	1	0
1	0	0
1	1	1

32




## Open elaborated design




33

## Elaborated design – RTL view




34

## Elaborated design package



35


## Create a constraints file



Add a source file



36

## Create a constraints file




37

## Create a constraints file




38

## Create a constraints file



39


## Set IO pin voltage levels to LV CMOS 3.3 V




Select LVCMOS33  
for the 3.3 V level of  
the Basys3 IO Pins

40

## Select I/O Planning view and I/O Pins




## Inspect the updated Constraints.xdc file





43

## Run synthesis




44

## Open synthesized design device layout





45

## Open synthesized design schematic



46

## Compare RTL and Synthesis Schematics



47

## Design reports


- Look at the Synthesis report:
  - Copy of the following table and complete it in your report

Cell Type Label	Functional Category	What is it used for?
LUT2		
IBUF		
OBUF		

48




## Tools menu: Edit device properties




49

## Tools menu: Edit device properties



50

## Edit device properties




Select Serial Peripheral Interface BUS – **quad**

Examine the Master SPI x4 Configuration Mode Details by doubling clicking SPI image.


51

## Run implementation




52

## Examine leaf cells in the implemented design




53

## Bitstream settings



54


## Generate bitstream



55

## Connect Basys 3 to PC with USB cable

Connect with switch  
in **powered OFF**  
setting



56

## Basys3 board: configure pins

Callout	Component Description	Callout	Component Description
1	Power good LED	9	FPGA configuration reset button
2	Pmod port(s)	10	Programming mode jumper
3	Analog signal Pmod port (XADC)	11	USB host connector
4	Four digit 7-segment display	12	VGA connector
5	Slide switches (16)	13	Shared UART/ JTAG USB port
6	LEDs (16)	14	External power connector
7	Pushbuttons (5)	15	Power Switch
8	FPGA programming done LED	16	Power Select Jumper

Table 1. Basys 3 Callouts and component descriptions.

57

## Basys3 board: Pin configurations

Figure 3 shows the different options available for configuring the FPGA. An on-board "mode" jumper (JP1) selects between the programming modes.





Figure 3. Basys 3 configuration options.


58

## Basys3 board: configure pin 10 and power on




59

## Open hardware manager



60

## Program device



61

## Does the programme work properly?


Report:

- Apply signals to the board via the switches to confirm that the design works as planned
- Show that the programme worked using **photographs** of the Basys 3 to show the LEDs and the different switch states.

62

## YouTube - Advice

- Take a look at the following video to get oriented on the work flow.
- <https://www.youtube.com/watch?v=JtixlupNSOQ>



63