-
Notifications
You must be signed in to change notification settings - Fork 666
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
chips/earlgrey/chip_config: increase CW310 FPGA clock frequencies #3639
Conversation
This is in accordance with an upstream change [1]. While the register set and other chip attributes are frozen for EarlGrey, the clock frequencies are not. This change will also be backported to the lowRISC/opentitan `earlgrey_es` branch [2]. [1]: lowRISC/opentitan#19368 [2]: lowRISC/opentitan#19479
Ping @cfrantz |
How does this relate to
|
Yeah ... good point. We'll want to put this PR on hold until we have a new stable bitstream to increment to. My bad. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM after lowRISC/opentitan#19479 gets submitted on the earlgrey_es
branch.
We'll need to update the OpenTitan SHA afterwards.
Note that the changes to clock frequencies don't change any of the Earlgrey hardware implementation - they only change the base clocks for the FPGA synthesis.
@cfrantz Is there an updated bitstream? |
I've tested this change with opentitan/master@HEAD and with opentitan/earlgrey_es@7df72d61f536e9babb343219232783e5e49f7ceb. Both worked. The earlgrey_es bitstream is available from the opentitan-bitstreams GCP bucket here: https://storage.googleapis.com/opentitan-bitstreams/earlgrey_es/bitstream-7df72d61f536e9babb343219232783e5e49f7ceb.tar.gz I think this can go in as long as we update the |
Awesome! |
…requencies. I failed to test this myself (I was unable to find the rsa.tbf that board/opentitan/README.md thought would exist) so I used the already-tested commit here: tock#3639 (comment)
Replaced by #3703 |
Pull Request Overview
This is in accordance with an upstream change 1. While the register set and other chip attributes are frozen for EarlGrey, the clock frequencies are not. This change will also be backported to the lowRISC/opentitan
earlgrey_es
branch 2.Testing Strategy
This pull request was tested by running Tock on latest OpenTitan master on a CW310 FPGA.
TODO or Help Wanted
N/A
Documentation Updated
Updated the relevant files inor no updates are required./docs
,Formatting
make prepush
.