Digital clock in VHDL, on Altera Cyclone IV FPGA Board A-C4E6. This work was presented on PLP discipline during electrical engineer course at Mackenzie Presbyterian University.
-
Updated
Nov 23, 2019 - VHDL
Digital clock in VHDL, on Altera Cyclone IV FPGA Board A-C4E6. This work was presented on PLP discipline during electrical engineer course at Mackenzie Presbyterian University.
Add a description, image, and links to the digital-solutions topic page so that developers can more easily learn about it.
To associate your repository with the digital-solutions topic, visit your repo's landing page and select "manage topics."