Fixed Point FPGA-based Hardware Implementation of a 32-tap Low Pass FIR Filter for Audio Applications
-
Updated
May 22, 2024 - Verilog
Fixed Point FPGA-based Hardware Implementation of a 32-tap Low Pass FIR Filter for Audio Applications
Implementation of a low-pass FIR filter in Verilog HDL.
Add a description, image, and links to the fir-filters topic page so that developers can more easily learn about it.
To associate your repository with the fir-filters topic, visit your repo's landing page and select "manage topics."