SerDes RTL design, verification using UVM and Physical design.
fsm
serdes
synthesis
piso-shift-register
highspeed
encoder-decoder
sipo
timing-analysis
physical-design
place-and-route
-
Updated
May 26, 2024 - Verilog