Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

plans for new memory models #76

Closed
jjasoliya opened this issue Sep 1, 2020 · 3 comments
Closed

plans for new memory models #76

jjasoliya opened this issue Sep 1, 2020 · 3 comments

Comments

@jjasoliya
Copy link

Hi,
do you guys have any plans to add new memory models like LPDDR4, 4x ?
@myzinsky
Copy link
Member

myzinsky commented Sep 1, 2020

Yes, we are currently completely restructuring the code Base to make that happen. Like DRAMSYS also DRAMPower will support these new standards.

@jjasoliya
Copy link
Author

sorry for my impatience but, is there a timeline on when can we expect this new code base ?

@myzinsky
Copy link
Member

We are currently figuring out the interface power and memory power for the newest JEDEC standards. The schedule for the new DRAMPower is between Q2 and Q3 of 2021.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
3 participants
@myzinsky @jjasoliya @lsteiner-tukl