Skip to content

Commit

Permalink
Only enable CSE with --cse flag
Browse files Browse the repository at this point in the history
  • Loading branch information
aswaterman committed Jan 31, 2014
1 parent cb10cc9 commit 5c3fc63
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 0 deletions.
1 change: 1 addition & 0 deletions src/main/scala/Backend.scala
Original file line number Diff line number Diff line change
Expand Up @@ -275,6 +275,7 @@ abstract class Backend {

val preElaborateTransforms = ArrayBuffer[(Module) => Unit]()
val transforms = ArrayBuffer[(Module) => Unit]()
if (Module.isCSE) transforms += CSE.transform
val analyses = ArrayBuffer[(Module) => Unit]()

def initializeDFS: Stack[Node] = {
Expand Down
1 change: 1 addition & 0 deletions src/main/scala/Module.scala
Original file line number Diff line number Diff line change
Expand Up @@ -57,6 +57,7 @@ object Module {
var saveComponentTrace = false
var dontFindCombLoop = false
var isDebug = false;
var isCSE = false
var isIoDebug = true;
var isClockGatingUpdates = false;
var isClockGatingUpdatesInline = false;
Expand Down
1 change: 1 addition & 0 deletions src/main/scala/hcl.scala
Original file line number Diff line number Diff line change
Expand Up @@ -136,6 +136,7 @@ object chiselMain {
case "--noCombLoop" => Module.dontFindCombLoop = true
case "--genHarness" => Module.isGenHarness = true;
case "--debug" => Module.isDebug = true;
case "--cse" => Module.isCSE = true
case "--ioDebug" => Module.isIoDebug = true;
case "--noIoDebug" => Module.isIoDebug = false;
case "--clockGatingUpdates" => Module.isClockGatingUpdates = true;
Expand Down

0 comments on commit 5c3fc63

Please sign in to comment.