Skip to content
View vignesh-raghavan's full-sized avatar
  • West Lafayette

Block or report vignesh-raghavan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Parallel-Programming Parallel-Programming Public

    ECE 563 Course at PURDUE.

    C

  2. GPU GPU Public

    ECE 695 Course at Purdue (CUDA)

    C++ 1

  3. AES128 AES128 Public

    Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.

    Verilog 12 3

  4. CRC32 CRC32 Public

    32-bit CRC Hardware Accelerator and Custom Instructions implemented (in Verilog) in Altera's FPGA board.

    C 8 1

  5. SAT-solver SAT-solver Public

    The SAT solver checks if the given CNF formula evaluates to true for some arbitrary input combinations.

    C++ 1 1