JX1	MicroZed	Zynq	Zynq	vcco	Carrier board	Carrier board	Comment
Pin	Net Name	Pin	Name	Bank	port name	port impedance	
	JTAG_TCK	F9	TCK_0		(not connected)		
2	JTAG_TMS	J6	TMS_0		(not connected)		
3	JTAG_TDO	F6	TDO_0		(not connected)		
<u>4</u> 5	JTAG_TDI NetJX1 5	G6	TDI_0 PWR_EN		(not connected)		
	NetJX1_6		CARRIER_SRST#		PWR_EN (TP5) (not connected)		
7	FPGA_VBATT	F11	VCCBATT_0		VCCBAT (TP11)		
8	FPGA_DONE	R11	DONE 0		DONE (TP12)		
9	JX1_SE_0	R19	IO_0_34	34	J3_02	single-ended 50Ω	
10	JX1_SE_1	T19	IO_25_34	34	J3_01	single-ended 50Ω	
11	JX1_LVDS_0_P	T11	IO_L1P_T0_34	34	J3_03	single-ended 50Ω	
	JX1_LVDS_1_P	T12	IO_L2P_T0_34	34	J3_05	single-ended 50Ω	
	JX1_LVDS_0_N	T10	IO_L1N_T0_34	34	J3_04	single-ended 50Ω	
	JX1_LVDS_1_N	U12	IO_L2N_T0_34	34	J3_06	single-ended 50Ω	
	GND GND	A8 A8	GND GND				
	JX1 LVDS 2 P	U13	IO_L3P_T0_DQS_PUDC_B_34	34	JP2 PUDC	(uncontrolled)	JP2 controlls PUDC
	JX1_LVDS_3_P	V12	IO_L4P_T0_34	34	J3_07	single-ended 50Ω	JI Z CONTROLLS I OBC
	JX1 LVDS 2 N	V13	IO L3N TO DQS 34	34	J3 27	single-ended 50Ω	
	JX1_LVDS_3_N	W13	IO_L4N_T0_34	34	J3_08	single-ended 50Ω	
	GND	A8	GND				
	GND	A8	GND				
	JX1_LVDS_4_P	T14	IO_L5P_T0_34	34	J3_28	single-ended 50Ω	
	JX1_LVDS_5_P	P14	IO_L6P_T0_34	34	J3_11	single-ended 50Ω	
	JX1_LVDS_4_N	T15	IO_L5N_T0_34	34	J3_29	single-ended 50Ω	
	JX1_LVDS_5_N GND	R14	IO_L6N_T0_VREF_34	34	J3_12	single-ended 50Ω	
	GND	A8 A8	GND GND				
	JX1_LVDS_6_P	Y16	IO_L7P_T1_34	34	J3_30	single-ended 50Ω	
30	JX1_LVDS_7_P	W14	IO_L8P_T1_34	34	J3 13	(uncontrolled)	
31	JX1_LVDS_6_N	Y17	IO_L7N_T1_34	34	J3_31	single-ended $50\Omega$	
	JX1_LVDS_7_N		IO_L8N_T1_34		J3_14	(uncontrolled)	
33	GND	A8	GND				
	GND	A8	GND				
	JX1_LVDS_8_P	T16	IO_L9P_T1_DQS_34	34	J3_09	single-ended 50Ω	
	JX1_LVDS_9_P	V15	IO_L10P_T1_34	34	J3_17	(uncontrolled)	
	JX1_LVDS_8_N	U17	IO_L9N_T1_DQS_34	34	J3_10	single-ended 50Ω	
	JX1_LVDS_9_N GND	W15 A8	IO_L10N_T1_34 GND	34	J3_18	(uncontrolled)	
	GND	A8	GND				
	JX1 LVDS 10 P	U14	IO L11P T1 SRCC 34	34	J3_15	(uncontrolled)	
	JX1_LVDS_11_P	U18	IO_L12P_T1_MRCC_34	34	J3_19	(uncontrolled)	
43	JX1_LVDS_10_N	U15	IO_L11N_T1_SRCC_34	34	J3_16	(uncontrolled)	
44	JX1_LVDS_11_N	U19	IO_L12N_T1_MRCC_34	34	J3_20	(uncontrolled)	
	GND	A8	GND				
	GND	A8	GND				
	JX1_LVDS_12_P	N18	IO_L13P_T2_MRCC_34	34	OSC_50MHZ		input from oscillator X1, 50 MHz ±0.5ppm
	JX1_LVDS_13_P JX1_LVDS_12_N	N20 P19	IO_L14P_T2_SRCC_34 IO_L13N_T2_MRCC_34	34 34	J3_21 (not connected)	(uncontrolled)	
	JX1_LVDS_12_N JX1_LVDS_13_N	P20	IO_L13N_T2_MRCC_34	34	J3_22	(uncontrolled)	
	GND	A8	GND	- 5-		(asorici oncu)	
	GND	A8	GND				
	JX1_LVDS_14_P	T20	IO_L15P_T2_DQS_34	34	J3_32_UART_RX	single-ended 50Ω	input from onboard USB to UART convert chip U5
	JX1_LVDS_15_P	V20	IO_L16P_T2_34	34	J3_23	(uncontrolled)	
	JX1_LVDS_14_N	U20	IO_L15N_T2_DQS_34	34	J3_33_UART_TX		output to onboard USB to UART convert chip U5
	JX1_LVDS_15_N	W20	IO_L16N_T2_34	34	J3_24	(uncontrolled)	
57 58	VIN_HDR VIN_HDR		VIN				
	VIN_HDR		VIN				
	VIN_HDR		VIN				
	JX1_LVDS_16_P	Y18	IO_L17P_T2_34	34	J3_34	single-ended 50Ω	
	JX1_LVDS_17_P	V16	IO_L18P_T2_34	34	PMOD3_8	single-ended $50\Omega$	
	JX1_LVDS_16_N	Y19	IO_L17N_T2_34	34	J3_35	single-ended 50Ω	
	JX1_LVDS_17_N	W16	IO_L18N_T2_34	34	PMOD3_7	single-ended 50Ω	
	GND	A8	GND				
	GND		GND	2.	12. 26		
	JX1_LVDS_18_P		IO_L19P_T3_34		J3_36	single-ended 50Ω	
	JX1_LVDS_19_P JX1_LVDS_18_N	T17 R17	IO_L20P_T3_34 IO_L19N_T3_VREF_34	34 34	PMOD3_6 J3_37	single-ended $50\Omega$ single-ended $50\Omega$	
	JX1_LVDS_18_N JX1_LVDS_19_N	R18	IO_L19N_T3_VKEF_34		PMOD3_5	single-ended $50\Omega$	
	GND	A8	GND			5.0 5.1464 5032	
	GND	A8	GND				
	JX1_LVDS_20_P	V17	IO_L21P_T3_DQS_34	34	J3_38	single-ended 50Ω	
	JX1_LVDS_21_P	W18	IO_L22P_T3_34		PMOD3_4	single-ended 50Ω	
	JX1_LVDS_20_N	V18	IO_L21N_T3_DQS_34		J3_39	single-ended 50Ω	
	JX1_LVDS_21_N	W19	IO_L22N_T3_34	34	PMOD3_3	single-ended 50Ω	
	GND	A8	GND	-			
	VCCO_34	N19	VCCIO	34			
	VCCO_34	N19	VCCIO	34			
80	VCCO_34	N19	VCCIO	34	<u> </u>	<u> </u>	

JX1	MicroZed	Zynq	Zynq	vcco	Carrier board	Carrier board	Comment
Pin	Net Name	Pin	Name	Bank	port name	port impedance	
81	JX1_LVDS_22_P	N17	IO_L23P_T3_34	34	J3_40	single-ended 50Ω	
82	JX1_LVDS_23_P	P15	IO_L24P_T3_34	34	PMOD3_2	single-ended 50Ω	
83	JX1_LVDS_22_N	P18	IO_L23N_T3_34	34	J3_41	single-ended 50Ω	
84	JX1_LVDS_23_N	P16	IO_L24N_T3_34	34	PMOD3_1	single-ended 50Ω	
85	GND	A8	GND				
86	GND	A8	GND				
87	BANK13_LVDS_0_P	U7	IO_L11P_T1_SRCC_13	13	J3_42	single-ended 50Ω	MicroZed 70 <b>20</b> only
88	BANK13_LVDS_1_P	Т9	IO_L12P_T1_MRCC_13	13	J3_26	single-ended 50Ω	MicroZed 70 <b>20</b> only
89	BANK13_LVDS_0_N	V7	IO_L11N_T1_SRCC_13	13	J3_43	single-ended 50Ω	MicroZed 70 <b>20</b> only
90	BANK13_LVDS_1_N	U10	IO_L12N_T1_MRCC_13	13	J3_48	single-ended 50Ω	MicroZed 70 <b>20</b> only
91	BANK13_LVDS_2_P	V8	IO_L15P_T2_DQS_13	13	J3_44	single-ended 50Ω	MicroZed 70 <b>20</b> only
92	BANK13_LVDS_3_P	T5	IO_L19P_T3_13	13	J3_49	single-ended 50Ω	MicroZed 70 <b>20</b> only
93	BANK13_LVDS_2_N	W8	IO_L15N_T2_DQS_13	13	J3_45	single-ended 50Ω	MicroZed 70 <b>20</b> only
94	BANK13_LVDS_3_N	U5	IO_L19N_T3_VREF_13	13	J3_52	single-ended 50Ω	MicroZed 70 <b>20</b> only
95	GND	A8	GND				
96	GND	A8	GND				
97	NetJX1_97	К9	XADC_VP		J3_46	diff. pair $100\Omega$	analog input
98	NetJX1_98	M9	XADC_DXP		J3_51	diff. pair $100\Omega$	temperature-sensing diode pin (see UG475, Table1-12)
99	NetJX1_99	L10	XADC_VN		J3_47	diff. pair $100\Omega$	analog input
100	NetJX1_100	M10	XADC_DXN		J3_50	diff. pair 100Ω	temperature-sensing diode pin (see UG475, Table1-12)

JX2	MicroZed	Zynq	Zynq	VCCO	•	Carrier board port	Comment
Pin 1	Net Name PMOD D0	Pin E8	Name PS_MIO13_500	Bank	name (not connected)	impedance	
	PMOD_D1	E9	PS_MIO15_500 PS_MIO10_500		(not connected)		
	PMOD_D2	C6	PS_MIO11_500		(not connected)		
	PMOD_D3	D9	PS_MIO12_500		(not connected)		
	PMOD_D4	E6	PS_MIO0_500		(not connected)		
6	PMOD_D5	B5	PS_MIO9_500		(not connected)		
	PMOD_D6	C5	PS_MIO14_500		(not connected)		
	PMOD_D7	C8	PS_MIO15_500		(not connected)		
	NetJX2_9		INIT_B		(not connected)		
	NetJX2_10 PG MODULE	L6 C7	VCCIO_EN PG CARRIER		VCCIO_EN (TP7) PG_CARRIER (TP10)		
12	VIN HDR	C/	VIN		PG_CARRIER (1P10)		
	JX2_SE_0	G14	IO_0_35	35	SWITCH2		
	JX2_SE_1	J15	IO_25_35	35	LED2		
15	GND	A8	GND				
16	GND	A8	GND				
17	JX2_LVDS_0_P	C20	IO_L1P_T0_AD0P_35	35	LED1		
18	JX2_LVDS_1_P	B19	IO_L2P_T0_AD8P_35	35	J4_10	diff. pair 100Ω	
19	JX2_LVDS_0_N	B20	IO_L1N_TO_ADON_35	35	SWITCH1	J:55	
	JX2_LVDS_1_N GND	A20	IO_L2N_T0_AD8N_35 GND	35	J4_09	diff. pair 100Ω	
21	GND	A8 A8	GND				
	JX2_LVDS_2_P	E17	IO_L3P_T0_DQS_AD1P_35	35	J4_14	diff. pair 100Ω	
24	JX2_LVDS_3_P	D19	IO_L4P_T0_35	35	J4_08	diff. pair $100\Omega$	
25	JX2_LVDS_2_N	D18	IO_L3N_T0_DQS_AD1N_35	35	J4_13	diff. pair 100Ω	
26	JX2_LVDS_3_N	D20	IO_L4N_T0_35	35	J4_07	diff. pair 100Ω	
	GND	A8	GND				
	GND	A8	GND				
	JX2_LVDS_4_P		IO_L5P_T0_AD9P_35		J4_12	diff. pair 100Ω	
	JX2_LVDS_5_P	F16	IO_L6P_T0_35	35	J4_06	diff. pair 100Ω	
31	JX2_LVDS_4_N JX2_LVDS_5_N	E19 F17	IO_L5N_T0_AD9N_35 IO_L6N_T0_VREF_35		J4_11 J4_05	diff. pair $100\Omega$	
	GND	A8	GND	33	14_03	diri. pair 10012	
34	GND	A8	GND				
	JX2_LVDS_6_P	L19	IO_L9P_T1_DQS_AD3P_35	35	J4_17	diff. pair 100Ω	
36	JX2_LVDS_7_P	M19	IO_L7P_T1_AD2P_35	35	J4_04	diff. pair $100\Omega$	
37	JX2_LVDS_6_N	L20	IO_L9N_T1_DQS_AD3N_35	35	J4_16	diff. pair 100Ω	
38	JX2_LVDS_7_N	M20	IO_L7N_T1_AD2N_35	35	J4_03	diff. pair 100Ω	
	GND	A8	GND				
	GND	A8	GND	25	DMOD2 1	single anded FOO	Output shifted to EV
41	JX2_LVDS_8_P JX2_LVDS_9_P	M17 K19	IO_L8P_T1_AD10P_35 IO_L10P_T1_AD11P_35		PMOD2_1 J4_02	single-ended $50\Omega$ diff. pair $100\Omega$	Output shifted to 5V
43	JX2_LVDS_8_N	M18	IO_L8N_T1_AD10N_35	35	PMOD2_2	single-ended 50Ω	Output shifted to 5V
44	JX2_LVDS_9_N	J19	IO_L10N_T1_AD11N_35	35	J4_01	diff. pair 100Ω	o departs meet to 5 t
45	GND	A8	GND		_	·	
46	GND	A8	GND				
47	JX2_LVDS_10_P	L16	IO_L11P_T1_SRCC_35		PMOD2_3	single-ended 50Ω	Output shifted to 5V
	JX2_LVDS_11_P	K17	IO_L12P_T1_MRCC_35	35	J4_20	diff. pair 100Ω	0.1.1.10.11
	JX2_LVDS_10_N	L17	IO_L11N_T1_SRCC_35		PMOD2_4	single-ended 50Ω	Output shifted to 5V
50	JX2_LVDS_11_N GND	K18	IO_L12N_T1_MRCC_35 GND	35	J4_21	diff. pair 100Ω	
	GND	A8 A8	GND	<del>                                     </del>			
53	JX2_LVDS_12_P	H16	IO L13P T2 MRCC 35	35	PMOD2_5	single-ended 50Ω	Output shifted to 5V
	JX2_LVDS_13_P	J18	IO_L14P_T2_AD4P_SRCC_35		J4_22	diff. pair 100Ω	
55	JX2_LVDS_12_N	H17	IO_L13N_T2_MRCC_35		PMOD2_6	single-ended 50Ω	Output shifted to 5V
56	JX2_LVDS_13_N	H18	IO_L14N_T2_AD4N_SRCC_35	35	J4_23	diff. pair 100Ω	
57	VIN_HDR		VIN				
58	VIN_HDR		VIN				
	VIN_HDR		VIN				
_	VIN_HDR	C17	VIN	25	DMOD3 7	single and at 500	Output shifted to 51/
61 62	JX2_LVDS_14_P JX2_LVDS_15_P	G17 F19	IO_L16P_T2_35 IO_L15P_T2_DQS_AD12P_35	35 35	PMOD2_7 J4_24	single-ended $50\Omega$ diff. pair $100\Omega$	Output shifted to 5V
63	JX2_LVDS_15_P JX2_LVDS_14_N	G18	IO_L15P_12_DQS_AD12P_35	35	PMOD2_8	single-ended 50Ω	Output shifted to 5V
64	JX2_LVD3_14_N JX2_LVDS_15_N	F20	IO_L10N_T2_33	35	J4_25	diff. pair 100Ω	Sucput Sinited to 31
	GND	A8	GND			p. 20022	
	GND	A8	GND				
67	JX2_LVDS_16_P	G19	IO_L18P_T2_AD13P_35	35	PMOD1_1	diff. pair 100Ω	Output shifted to 5V
_	JX2_LVDS_17_P	J20	IO_L17P_T2_AD5P_35	35	J4_26	diff. pair 100Ω	
69	JX2_LVDS_16_N	G20	IO_L18N_T2_AD13N_35	35	PMOD1_2	diff. pair 100Ω	Output shifted to 5V
70	JX2_LVDS_17_N	H20	IO_L17N_T2_AD5N_35	35	J4_27	diff. pair 100Ω	
	GND	A8	GND				
72	GND	A8	GND		<u> </u>	<u> </u>	

JX2	MicroZed	Zynq	Zynq	vcco	Carrier board port	Carrier board port	Comment
Pin	Net Name	Pin	Name	Bank	name	impedance	
73	JX2_LVDS_18_P	K14	IO_L20P_T3_AD6P_35	35	PMOD1_3	diff. pair 100Ω	Output shifted to 5V
74	JX2_LVDS_19_P	H15	IO_L19P_T3_35	35	J4_28	diff. pair 100Ω	
75	JX2_LVDS_18_N	J14	IO_L20N_T3_AD6N_35	35	PMOD1_4	diff. pair 100Ω	Output shifted to 5V
76	JX2_LVDS_19_N	G15	IO_L19N_T3_VREF_35	35	J4_29	diff. pair 100Ω	
77	GND	A8	GND				
78	VCCO_35	C19	VCCIO	35			
79	VCCO_35	C19	VCCIO	35			
80	VCCO_35	C19	VCCIO	35			
81	JX2_LVDS_20_P	N15	IO_L21P_T3_DQS_AD14P_35	35	PMOD1_5	diff. pair 100Ω	Output shifted to 5V
82	JX2_LVDS_21_P	L14	IO_L22P_T3_AD7P_35	35	J4_30	diff. pair 100Ω	
83	JX2_LVDS_20_N	N16	IO_L21N_T3_DQS_AD14N_35	35	PMOD1_6	diff. pair 100Ω	Output shifted to 5V
84	JX2_LVDS_21_N	L15	IO_L22N_T3_AD7N_35	35	J4_31	diff. pair 100Ω	
85	GND	A8	GND				
86	GND	A8	GND				
87	JX2_LVDS_22_P	M14	IO_L23P_T3_35	35	PMOD1_7	diff. pair 100Ω	Output shifted to 5V
88	JX2_LVDS_23_P	K16	IO_L24P_T3_AD15P_35	35	J4_32	diff. pair 100Ω	
89	JX2_LVDS_22_N	M15	IO_L23N_T3_35	35	PMOD1_8	diff. pair 100Ω	Output shifted to 5V
90	JX2_LVDS_23_N	J16	IO_L24N_T3_AD15N_35	35	J4_33	diff. pair 100Ω	
91	GND	A8	GND				
92	GND	A8	GND				
93	BANK13_LVDS_4_P	Y12	IO_L20P_T3_13	13	J4_18	diff. pair 100Ω	MicroZed 70 <b>20</b> only
94	BANK13_LVDS_5_P	V11	IO_L21P_T3_DQS_13	13	J4_34	diff. pair 100Ω	MicroZed 70 <b>20</b> only
95	BANK13_LVDS_4_N	Y13	IO_L20N_T3_13	13	J4_19	diff. pair 100Ω	MicroZed 70 <b>20</b> only
96	BANK13_LVDS_5_N	V10	IO_L21N_T3_DQS_13	13	J4_35	diff. pair 100Ω	MicroZed 70 <b>20</b> only
97	BANK13_LVDS_6_P	V6	IO_L22P_T3_13	13	J4_38	diff. pair 100Ω	MicroZed 70 <b>20</b> only
98	VCCO_13	T8	VCCIO	13			MicroZed 70 <b>20</b> only
99	BANK13_LVDS_6_N	W6	IO_L22N_T3_13	13	J4_37	diff. pair 100Ω	MicroZed 70 <b>20</b> only
100	BANK13_SE_0	V5	IO_L6N_T0_VREF_13	13	J4_36	single-ended 50Ω	MicroZed 70 <b>20</b> only