Skip to content
View wisdom1972's full-sized avatar
  • Shenzhen, China
Block or Report

Block or report wisdom1972

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. MIPI_CSI_T20F169 MIPI_CSI_T20F169 Public

    How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY

    Verilog 8 2

  2. ManchesterIP ManchesterIP Public

    Trion FPGA ManchesterIP Solution based on LVDS interface

    Verilog 5 4

  3. ram_pll_test ram_pll_test Public

    How to use Efinix FPGA Block RAM and PLL for FPGA design

    Verilog 3 2

  4. RISCV_in_Efinix_Trion RISCV_in_Efinix_Trion Public

    How to embedded RISCV MCU into Efinix Trion FPGA

    Verilog 3 5

  5. Face_3D_asc-display Face_3D_asc-display Public

    Human Face 3D data Display based on asc format point Cloud

    Python 2

  6. 3doe 3doe Public

    use python to process the 3D point cloud

    Python 1