




Circuit







Static Timing Analysis




Backtracing




Path Sensitization for path N0 AND2_4 N25 NOR2_6 N27, marked path



Backtrace from PO to PI on path



Backtrace from PO to PI on path



Justify NAND2_5, Implication Occurs, Done