



EE 566 System on Chip Design Spring 2024 Lab2

Yiğit Bektaş GÜRSOY

S042073

Class Lecturer: İlker Hamzaoğlu





1. Verilog Source Files


- **SearchWindowMemory.v:**
Implements the memory that stores the search window data used in the motion estimation process.
- **ReferenceBlockMemory.v:**
Stores the reference block data that is compared against the search window data during motion estimation.
- **ControlUnit.v:**
Manages the control signals for coordinating the operations of different components in the motion estimation hardware.
- **Datapath.v:**
Defines the data path for processing the input data, performing the necessary computations for motion estimation.
- **InstantMinComp.v:**
Computes the minimum value instantaneously, used for determining the best match in motion estimation.
- **MinTrackerComp.v:**
Tracks the minimum values over multiple comparisons to find the optimal motion vector.
- **MotionEstimationTop.v:**
Top-level module that integrates all submodules and coordinates the overall motion estimation process.
- **ProcessingElements.v:**
Contains the array of processing elements that perform the core computations for motion estimation, such as calculating the Sum of Absolute Differences (SAD).

2. Verilog Testbench Files

- **randblock_gen.py:**
Generates random blocks for use in motion estimation testing.
- **min_SAD.py:**
Computes the minimum Sum of Absolute Differences (SAD) in software for comparison with hardware results.
- **ME_tb.v:**
Testbench for the Motion Estimation hardware. It initializes signals, loads data from text files into memories, and compares hardware and software results.
- **SearchWindowMemory_hw.txt:**
Contains binary data for initializing the search window memory in the testbench.
- **ReferenceBlock_hw.txt:**
Contains binary data for initializing the reference block memory in the testbench.
- **SearchWindowMemory_sw.txt:**
Contains decimal data for initializing the search window memory in the software.
- **ReferenceBlock_sw.txt:**
Contains decimal data for initializing the reference block memory in the software.
- **min_SAD.txt:**
Contains the expected minimum SAD value calculated by the software for comparison with the hardware result.

3. Reports
FPGA MODEL: Nexys-A7-100T





Simulation and TCL console output

sad_values - NumPy object array															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
0	22267	21349	21077	20674	21134	20203	23118	21368	20602	21396	25136	22748	22140	23221	23474
1	21974	22586	21699	21323	21722	20389	21053	21143	20529	21859	21225	22348	19940	22842	23144
2	21592	22296	21522	21495	21594	22306	21144	21579	21278	23016	21907	22396	23434	21474	21896
3	21779	20577	21434	22347	21769	21513	21547	21947	21847	21345	21793	21048	21752	21974	22081
4	21584	21799	21141	22160	21764	21300	21558	22815	22106	21267	22572	21076	20677	20817	22874
5	22921	23299	21917	21585	22454	21878	21303	21684	22606	20877	20482	21024	23215	21356	22717
6	22876	19082	21660	21722	21150	22430	21464	23124	23107	21966	23147	21877	21205	23452	21325
7	22145	20943	20645	21238	21460	22767	22700	22889	21996	20946	20505	22792	22509	21442	21983
8	22493	22486	23057	21695	22380	21624	23437	21579	22136	21301	23353	20858	23000	23341	22123
9	21877	20983	23361	21230	23171	22811	22154	21106	23814	21787	23265	21968	21097	21193	21632
10	22236	22314	22677	21973	22719	20011	22574	22222	21108	21484	22222	21108	22676	20744	21574
11	23525	21671	22672	21170	21477	20474	21233	22142	20615	21527	23061	22780	23217	21026	20568
12	23244	23756	21596	22330	20560	20941	20744	20689	20575	20913	21717	22498	22524	21987	22723
13	20443	20109	22266	21068	21877	21959	20102	21403	22220	23388	20964	21394	19987	22165	20242
14	22242	22333	20365	21121	20351	21252	19622	22188	23598	21202	22286	21919	21504	19778	19883
15	20820	22896	19305	21218	22152	22345	21623	21732	22138	20555	22243	19866	21097	21691	20356

Python SAD Results

SAD results from Python and SAD results generated by PEs in hardware are exactly the same. As seen in the simulation above, the SAD value in the behavioral simulation results gives the same result when compared with the software output. This shows that the circuit is working correctly. In addition, the number of clock cycles required to calculate the minimum SAD of the hardware is printed on the TCL console.