

128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O

Document Title4Bank x 2M x 16bits Synchronous DRAM

Revision History

Revision No.	History	Draft Date	Remark
0.1	Initial Draft	Jul. 2009	Preliminary
1.0	Release	Aug. 2009	



H57V1262GTRDESCRIPTION

The Hynix H57V1262GTR series is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the memory applications which require wide data I/O and high bandwidth. H57V1262GTR series is organized as 4banks of 2,097,152 x 16.

H57V1262GTR is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.

Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a '2N' rule)

FEATURES

- Voltage: VDD, VDDQ 3.3V supply voltage
- All device pins are compatible with LVTTL interface
- 54 Pin TSOPII (Lead Free Package)
- All inputs and outputs referenced to positive edge of system clock
- Data mask function by UDQM, LDQM
- Internal four banks operation
- Auto refresh and self refresh
- 4096 Refresh cycles / 64ms

- Programmable Burst Length and Burst Type
 - 1, 2, 4, 8 or full page for Sequential Burst
 - 1, 2, 4 or 8 for Interleave Burst
- Programmable CAS Latency; 2, 3 Clocks
- Burst Read Single Write operation
- Operating Temperature
 - Commercial Temperature (0°C to 70°C)
 - Industrial Temperature (-40°C to 85°C)
- This product is in compliance with the directive pertaining of RoHS.

ORDERING INFORMATION

Part No.	Clock Frequency	Organization	Interface	Package
H57V1262GTR-50X	200MHz			
H57V1262GTR-60X	166MHz	4Banks x 2Mbits x16	IVTTI	54 Pin TSOPII
H57V1262GTR-70X	143MHz	TDarks X Ziribits XIO	LVIIL	54 FIII 150FII
H57V1262GTR-75X	133MHz			

Note:

- 1. H57V1262GTR-XXC Series: Normal power, Commercial Temp.(0°C to 70°C)
- 2. H57V1262GTR-XXI Series: Normal power, Industrial Temp. (-40°C to 85°C)
- 3. H57V1262GTR-XXL Series: Low power, Commercial Temp.(0°C to 70°C)
- 4. H57V1262GTR-XXJ Series: Low power, Industrial Temp. (-40°C to 85°C)



PIN ASSIGNMENTS

	٦				٦	
VDD		$_{1}^{\bigcirc}$		54		VSS
DQ0		2		53		DQ15
VDDQ		3		52		VSSQ
DQ1		4		51		DQ14
DQ2		5		50		DQ13
VSSQ		6		49	\vdash	VDDQ
DQ3		7		48		DQ12
DQ4		8		47	\vdash	DQ11
VDDQ		9		46	\vdash	VSSQ
DQ5		10		45	\vdash	DQ10
DQ6		11	FA Dia TOODII	44	\vdash	DQ9
VSSQ		12	54 Pin TSOPII	43		VDDQ
DQ7		13	400mil x 875mil	42		DQ8
VDD		14	0.8mm pin pitch	41		VSS
LDQM		15		40		NC
/WE		16		39		UDQM
/CAS		17		38		CLK
/RAS		18		37		CKE
/CS		19		36		NC
BA0		20		35		A11
BA1		21		34		A9
A10/AP		22		33		A8
A0		23		32		A7
A1		24		31		A6
A2		25		30		A5
A3		26		29		A4
VDD		27		28	þ	VSS

Rev. 1.0 / Aug. 2009 3




PIN DESCRIPTION

SYMBOL	ТҮРЕ	DESCRIPTION
CLK	Clock	The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK
CKE	Clock Enable	Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh
CS	Chip Select	Enables or disables all inputs except CLK, CKE, UDQM and LDQM
BA0, BA1	Bank Address	Selects bank to be activated during RAS activity Selects bank to be read/written during CAS activity
A0 ~ A11	Address	Row Address: RA0 ~ RA11, Column Address: CA0 ~ CA8 Auto-precharge flag: A10
RAS, CAS, WE	Row Address Strobe, Column Address Strobe, Write Enable	RAS, CAS and WE define the operation Refer function truth table for details
UDQM, LDQM	Data Input/Output Mask	Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ15	Data Input/Output	Multiplexed data input / output pin
VDD/VSS	Power Supply/Ground	Power supply for internal circuits and input buffers
VDDQ/VSSQ	Data Output Power/Ground	Power supply for output buffers
NC	No Connection	No connection



FUNCTIONAL BLOCK DIAGRAM

2Mbit x 4banks x 16 I/O Synchronous DRAM




Rev. 1.0 / Aug. 2009 5



BASIC FUNCTIONAL DESCRIPTION

Mode Register



A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Burst Length

A2	A1	AO	Burst I	Length
AZ	71	AU	A3 = 0	A3=1
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Full Page	Reserved

Rev. 1.0 / Aug. 2009 6



ABSOLUTE MAXIMUM RATING

Parame	Symbol	Rating	Unit		
Ambient Temperature	Commercial Temperature	TA	0 ~ 70	°С	
Ambiene remperature	Industrial Temperature	1/4	-40 ~ 85	. °C	
Storage Temperature		TSTG	-55 ~ 125	°C	
Voltage on Any Pin relative to VSS		VIN, VOUT	-1.0 ~ 4.6	V	
Voltage on VDD relative to VSS		VDD, VDDQ	-1.0 ~ 4.6	V	
Short Circuit Output Current		IOS	50	mA	
Power Dissipation		PD	1	W	
Soldering Temperature / Time		TSOLDER	260 / 10	°C / Sec	

DC OPERATING CONDITION (Commercial: TA = 0°C to 70°C, Industrial: TA = -40°C to 85°C)

Parameter	Symbol	Min.	Тур	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1
Input High Voltage	VIH	2.0	3.0	VDDQ + 0.3	V	1, 2
Input Low Voltage	VIL	-0.3	-	0.8	V	1, 3


Note:

- 1. All voltages are referenced to VSS = 0V
- 2. VIH(max) is acceptable 5.6V AC pulse width with <=3ns of duration.
- 3. VIL(min) is acceptable -2.0V AC pulse width with <=3ns of duration

AC OPERATING TEST CONDITION

(Commercial: TA = 0° C to 70° C, Industrial: TA = -40° C to 85° C, VDD= 3.3 ± 0.3 V, VSS=0V)

Parameter	Symbol	Value	Unit	Note
AC Input High / Low Level Voltage	VIH / VIL	2.4 / 0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise / Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level Voltage	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	50	pF	





CAPACITANCE (Commercial: TA = 0°C to 70°C, Industrial: TA = -40°C to 85°C, f=1MHz, VDD=3.3V)

Parameter	Pin	Symbol	Min	Max	Unit
Input capacitance	CLK	CI1	2.0	4.0	pF
	A0 \sim A11, BA0, BA1, CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, LDQM, UDQM	CI2	2.5	5.0	pF
Data input / output capacitance	DQ0 ~ DQ15	CI/O	3.0	5.5	pF

DC CHARACTERISTICS I (Commercial: TA = 0°C to 70°C, Industrial: TA = -40°C to 85°C)

Parameter	Symbol	Min	Max	Unit	Note
Input Leakage Current	ILI	-1	1	uA	1
Output Leakage Current	ILO	-1	1	uA	2
Output High Voltage	VOH	2.4	-	V	IOH = -2mA
Output Low Voltage	VOL	-	0.4	V	IOL = +2mA

Note: 1. VIN = 0 to 3.3V, All other balls are not tested under VIN = 0V

^{2.} DOUT is disabled, VOUT=0 to 3.6



DC CHARACTERISTICS II (Commercial: TA = 0°C to 70°C, Industrial: TA = -40°C to 85°C)

Parameter	Parameter Symbol Test Condition		ndition	Speed (MHz)				Unit	Note
rai ailletei			nation	200	166	143	133	Oilit	Note
Operating Current	IDD1	Burst length=1, One tRC ≥ tRC(min), IOL		100	80	70	70	mA	1
Precharge Standby Current	IDD2P	CKE ≤ VIL(max), tCl	< = 15ns		2	2		mA	
in Power Down Mode	IDD2PS	CKE ≤ VIL(max), tCl	< = ∞		2	2		mA	
Precharge Standby Current in Non Power Down Mode	IDD2N	15ns Input signals are chaing 2clks.	Input signals are changed one time dur-		18				
	IDD2NS	CKE \geq VIH(min), tCK = ∞ Input signals are stable.		15					
Active Standby Current	IDD3P	CKE ≤ VIL(max), tCK = 15ns		5				mA	
in Power Down Mode	IDD3PS	$CKE \le VIL(max)$, $tCK = \infty$			5				
Active Standby Current in Non Power Down Mode	IDD3N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tCK = 15ns Input signals are changed one time during 2clks. All other pins \geq VDD-0.2V or \leq 0.2V						mA	
	IDD3NS	CKE \geq VIH(min), tCK = ∞ Input signals are stable.		35					
Burst Mode Operating Current	IDD4	tCK ≥ tCK(min), IOL All banks active	=0mA	120	100	100	100	mA	1
Auto Refresh Current	IDD5	tRC ≥ tRC(min), All banks active			200	190	190	mA	2
Self Refresh Current	IDD6	CKE < 0.2V	Normal 2			mA	3		
333		· - ·	Low power	800				uA	

Note:

- 1. IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open
- 2. Min. of tRRC (Refresh \overline{RAS} cycle time) is shown at AC CHARACTERISTICS II
- 3. H57V1262GTR-XXC Series: Normal Power H57V1262GTR-XXL Series: Low Power



$\begin{tabular}{ll} \textbf{AC CHARACTERISTICS I} (AC operating conditions unless otherwise noted) \\ \end{tabular}$

Parameter		Speed (MHz)	200		166		143		133		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max	Jill	Note
Cycham Clack Cycla Time	CL = 3	tCK3	5.0	1000	6.0	1000	7.0	1000	7.5	100	ns ns	
System Clock Cycle Time	CL = 2	tCK2	-		-	1000	-	1000	10	0		
Clock High Pulse Width		tCHW	1.75	1	2.0	-	2.0	-	2.5	-	ns	1
Clock Low Pulse Width		tCLW	1.75	-	2.0	-	2.0	-	2.5	-	ns	1
Access Time From Clock	CL = 3	tAC3	-	4.5	-	5.4	-	5.4	1	5.4	ns	2
	CL = 2	tAC2	-	-	-	-	-	-	1	6.0	ns	
Data-out Hold Time		tOH	2.0	-	2.0	-	2.5	-	2.7	-	ns	
Data-Input Setup Time		tDS	1.5	1	1.5	-	1.5	-	1.5	-	ns	1
Data-Input Hold Time		tDH	0.8	-	0.8	-	0.8	-	0.8	-	ns	1
Address Setup Time		tAS	1.5	1	1.5	-	1.5	-	1.5	-	ns	1
Address Hold Time		tAH	0.8	1	0.8	-	0.8	-	0.8	-	ns	1
CKE Setup Time		tCKS	1.5	1	1.5	-	1.5	-	1.5	-	ns	1
CKE Hold Time		tCKH	0.8	-	0.8	-	0.8	-	0.8	-	ns	1
Command Setup Time	tCS	1.5	-	1.5	-	1.5	-	1.5	-	ns	1	
Command Hold Time	tCH	0.8	-	0.8	-	0.8	-	0.8	-	ns	1	
CLK to Data Output in Low-Z T	tOLZ	1.0	-	1.0	-	1.5	-	1.5	-	ns		
CLK to Data Output in	CL = 3	tOHZ3	-	4.5	-	5.4	-	5.4	-	5.4	ns	
High-Z Time	CL = 2	tOHZ2	-	-	-	-	-	-	-	6.0	ns	

Note:

^{1.} Assume tR / tF (input rise and fall time) is 1ns. If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to the parameter.

^{2.} Access time to be measured with input signals of 1V/ns edge rate, from 0.8V to 2.0V. If tR > 1ns, then (tR/2-0.5)ns should be added to the parameter.



AC CHARACTERISTICS II (AC operating conditions unless otherwise noted)

Parameter		Speed	200		166		143		133		Hnit	Note
		(MHz)	Min	Max	Min	Max	Min	Max	Min	Max		Note
RAS Cycle Time	Operation	tRC	55	-	60	-	63	-	63	-	ns	
RAS Cycle Time	RAS Cycle Time Auto Refresh		55	-	60	-	63	-	63	-	ns	
RAS to CAS Delay		tRCD	15	-	18	-	20	-	20	-	ns	
RAS Active Time		tRAS	38.7	100K	42	100K	42	100K	42	120 K	ns	
RAS Precharge Time		tRP	15	-	18	-	20	-	20	-	ns	
RAS to RAS Bank Active Delay		tRRD	10	-	12	-	14	-	15	-	ns	
CAS to CAS Delay		tCCD	1	-	1	-	1	-	1	-	CLK	
Write Command to Data-In Delay		tWTL	0	-	0	-	0	-	0	-	CLK	
Data-in to Precharge Command		tDPL	2	-	2	-	2	-	2	-	CLK	
Data-In to Active Command		tDAL	tDPL + tRP									
DQM to Data-Out Hi-Z		tDQZ	2	-	2	-	2	-	2	-	CLK	
DQM to Data-In Mask		tDQM	0	-	0	-	0	-	0	-	CLK	
MRS to New Command		tMRD	2	-	2	-	2	-	2	-	CLK	
Precharge to Data Output High-Z	CL = 3	tPROZ3	3	-	3	-	3	-	3	-	CLK	
	CL = 2	tPROZ2	-	-	-	-	-	-	2	-	CLK	
Power Down Exit Time		tDPE	1	-	1	-	1	-	1	-	CLK	
Self Refresh Exit Time		tSRE	1	-	1	-	1	-	1	-	CLK	1
Refresh Time		tREF	-	64	-	64	-	64	-	64	ms	

Note:

1. A new command can be given tRRC after self refresh exit.



COMMAND TRUTH TABLE

Comma	nd	CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	ADDR	A10/AP	ВА	Note		
Mode Register	Set	Н	Х	L	L	L	L	Х	OP code					
No Operation		Н	Х	Н	Х	Х	Х	Х						
		"	^	L	Н	Н	Н	^						
Bank Active		Н	Х	L	L	Н	Н	Х	RA V					
Read										L				
Read with charge	Autopre-	Н	X	L	Н	L	Н	Х	CA	Н	V			
Write										L				
Write with charge	Autopre-	Н	Х	L	Н	L	L	Х	CA	Н	V			
Precharge All Banks		Н	Х	L	L	Н	L	х	Х	Н	Χ			
Precharge selected Bank									^	L	٧			
Burst Stop		Н	Х	L	Н	Н	L	Х						
DQM		Н			Χ	•		٧						
Auto Refresh		Н	Н	L	L	L	Н	Х						
Burst-Read-Single- WRITE		Н	Х	L	L	L	L	Х	A9 ball High (Other balls OP code)			MRS Mode		
	Entry	Н	L	L	L	L	Н	Х						
Self Refresh	Exit	Evit	Fvit	L	Н	Н	Х	Х	Χ	Х				
		L	"	L	Н	Н	Н	^						
Precharge power down	Entry	Entry	Entry	Н	L	Н	Х	Х	Х	Х				
		"		L	Н	Н	Н	^						
	Exit	L	Н	Н	Х	Х	Χ	Х						
				L	Н	Н	Н							
Clock Suspend	Entry	Н	L	Н	Х	Х	Х	Х						
				L	٧	٧	٧	^						
	Exit	L	Н	X				Х						



PACKAGE INFORMATION

400mil 54pin Thin Small Outline Package

